Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-08-01
2006-08-01
Richards, N. Drew (Department: 2815)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S257000, C438S264000
Reexamination Certificate
active
07084032
ABSTRACT:
A process manufactures an interpoly dielectric layer for non-volatile memory cells of a semiconductor device with an interpoly dielectric layer. The process begins with forming the tunnel oxide, and hence the amorphous or polycrystalline silicon layer, using conventional techniques. After the amorphous or polycrystalline silicon layer is surface cleansed and passivated, the surface of the polycrystalline layer is nitrided directly by using radical nitrogen. This is followed by the formation of the interpoly dielectric, either as an ONO layer or a single silicon layer, by means of the CVD technique. Masking to define the floating gate may be performed immediately before or after the direct nitridation step is carried out. The equivalent electrical thickness of the interpoly dielectric, obtained by combining the nitride oxide layer and by the following dielectric, does not exceed 130 Angstroms in either the ONO layer or the single silicon layer embodiment.
REFERENCES:
patent: 5352619 (1994-10-01), Hong
patent: 5557122 (1996-09-01), Shrivastava et al.
patent: 5729035 (1998-03-01), Anma
patent: 5888870 (1999-03-01), Gardner et al.
patent: 5926730 (1999-07-01), Hu et al.
patent: 6100188 (2000-08-01), Lu et al.
patent: 6103576 (2000-08-01), Deustcher et al.
patent: 6127227 (2000-10-01), Lin et al.
patent: 6137132 (2000-10-01), Wu
patent: 6162684 (2000-12-01), Chang et al.
patent: 6184088 (2001-02-01), Kurooka et al.
patent: 6362045 (2002-03-01), Lin et al.
patent: 6387756 (2002-05-01), Muramatsu
patent: 6512264 (2003-01-01), Ogle et al.
patent: 2002/0072177 (2002-06-01), Grider
patent: 2002/0130377 (2002-09-01), Khare et al.
patent: 2003/0003656 (2003-01-01), Dong et al.
patent: 2001135824 (2001-05-01), None
Alessandri Mauro
Crivelli Barbara
Iannucci Robert
Jorgenson Lisa K.
Richards N. Drew
Seed IP Law Group PLLC
STMicroelectronics S.r.l.
LandOfFree
Manufacturing process of an interpoly dielectric structure... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing process of an interpoly dielectric structure..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing process of an interpoly dielectric structure... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3647359