Manufacturing methods for semiconductor devices with...

Single-crystal – oriented-crystal – and epitaxy growth processes; – Forming from vapor or gaseous state – With decomposition of a precursor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C117S084000, C117S088000, C117S089000, C117S099000, C117S098000, C117S107000, C117S952000

Reexamination Certificate

active

06955719

ABSTRACT:
A method for fabricating semiconductor devices with thin (e.g., submicron) and/or thick (e.g., between 1 micron and 100 microns thick) Group III nitride layers during a single epitaxial run is provided, the layers exhibiting sharp layer-to-layer interfaces. According to one aspect, an HVPE reactor is provided that includes one or more gas inlet tubes adjacent to the growth zone, thus allowing fine control of the delivery of reactive gases to the substrate surface. According to another aspect, an HVPE reactor is provided that includes at least one growth zone as well as a growth interruption zone. According to another aspect, an HVPE reactor is provided that includes extended growth sources such as slow growth rate gallium source with a reduced gallium surface area. According to another aspect, an HVPE reactor is provided that includes multiple sources of the same material, for example Mg, which can be used sequentially to prolong a growth cycle.

REFERENCES:
patent: 3836408 (1974-09-01), Kasano
patent: 3865655 (1975-02-01), Pankove
patent: 4190470 (1980-02-01), Walline
patent: 4268842 (1981-05-01), Jacob et al.
patent: 4419179 (1983-12-01), Nogami
patent: 5074954 (1991-12-01), Nishizawa
patent: 5322592 (1994-06-01), Beckers et al.
patent: 5334250 (1994-08-01), Mikami et al.
patent: 5679152 (1997-10-01), Tischler et al.
patent: 5770887 (1998-06-01), Tadatomo et al.
patent: 5875769 (1999-03-01), Toyama et al.
patent: 5935321 (1999-08-01), Chiou et al.
patent: 5993542 (1999-11-01), Yanashima et al.
patent: 6006738 (1999-12-01), Itoh et al.
patent: 6056817 (2000-05-01), Uchida et al.
patent: 6110290 (2000-08-01), Maeda
patent: 6110809 (2000-08-01), Sze et al.
patent: 6113985 (2000-09-01), Suscavage et al.
patent: 6136093 (2000-10-01), Shiomi et al.
patent: 6139631 (2000-10-01), Kato
patent: 6146457 (2000-11-01), Solomon
patent: 6156581 (2000-12-01), Vaudo et al.
patent: 6177292 (2001-01-01), Hong et al.
patent: 6177688 (2001-01-01), Linthicum et al.
patent: 6218280 (2001-04-01), Kryliouk et al.
patent: 6337102 (2002-01-01), Forrest et al.
patent: 6406540 (2002-06-01), Harris et al.
patent: 6472300 (2002-10-01), Nikolaev et al.
patent: 6476420 (2002-11-01), Nikolaev et al.
patent: 6573164 (2003-06-01), Tsvetkov et al.
patent: 6576054 (2003-06-01), Melnik et al.
patent: 6613143 (2003-09-01), Melnik et al.
patent: 6656272 (2003-12-01), Tsvetkov et al.
patent: 6660083 (2003-12-01), Tsvetkov et al.
patent: 2002/0028565 (2002-03-01), Nikolaev et al.
patent: 2002/0155713 (2002-10-01), Tsetkov et al.
patent: 2002/0174833 (2002-11-01), Tsetkov et al.
patent: 54-112790 (1979-09-01), None
patent: 60-250619 (1985-12-01), None
patent: 07-045538 (1995-02-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Manufacturing methods for semiconductor devices with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Manufacturing methods for semiconductor devices with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing methods for semiconductor devices with... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3471810

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.