Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1995-11-27
1998-11-17
Everhart, Caridad
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438659, 438680, 438683, H01L 21441
Patent
active
058376054
ABSTRACT:
A manufacturing method for transistors wherein silicide is directed doped with a conductive impurity includes the steps of: forming a field oxide film defining an active region on a semiconductor substrate; forming transistors wherein a doped first silicide film is formed on gate electrodes on said active region; forming an interlayer dielectric film having contact holes on the whole surface of said semiconductor substrate; forming spacers on the innerwalls of each contact hole;p forming a thin doped polysilicon film on the whole surface of said semiconductor surface; and forming a doped second silicide film on the whole surface of said doped polysilicon film, filling each contact hole. The silicide film is directly doped with conductive impurity so that the conductive impurity of a polysilicon film can be prevented from being diffused to the outside. Therefore, the doped silicide film is useful to prevent the threshold voltage from increasing and the saturation current from reducing.
REFERENCES:
patent: 4782033 (1988-11-01), Gierisch et al.
patent: 4818723 (1989-04-01), Yen
patent: 4833519 (1989-05-01), Kawano et al.
patent: 5100811 (1992-03-01), Winner et al.
patent: 5113238 (1992-05-01), Wang et al.
patent: 5231052 (1993-07-01), Lu et al.
patent: 5355010 (1994-10-01), Fujii et al.
patent: 5395784 (1995-03-01), Lu et al.
patent: 5413961 (1995-05-01), Kim
patent: 5420074 (1995-05-01), Ohshima
patent: 5483104 (1996-01-01), Godinho et al.
Research Disclosure 320089 (Anonymous) "In-Site Boron Doped Tungsten Silicide . . . " (Mar. 1991).
"Phosphorus--Doped Molydenum Silicide for Low-Resistivity Gates and Interconnects" Inoue et al Japan Annual Reviews in Electronics, Computers, and Telecom, vol. 8 (1983) pp. 45-54.
S.- I Inoue, et al. "Phosphorus--Doped Molylidenum Silicide for Low-Resistivity, Gates and Interconnects" Scemicohductor Technologies, J. Nishizawa, ed.
North- Holland (Amsterdam)(1983) pp. 45-54. (Abstract Only).
Bae Dae-rok
Park Mun-han
Park Young-wook
Everhart Caridad
Samsung Electronics Co,. Ltd.
LandOfFree
Manufacturing method of transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing method of transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing method of transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-884056