Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-06-26
2007-06-26
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
10818711
ABSTRACT:
To perform functional verification of a digital design that includes one or more datapaths, a formal verification system includes a datapath abstraction tool. The datapath abstraction tool detects a datapath in a circuit design and performs an appropriate abstraction of the datapath. The tool may also deduce datapath elements from identified ones as well as link the abstractions of particular datapath elements. The abstraction tool then passes the circuit design with the abstraction to the verification software to simplifying the formal verification process.
REFERENCES:
patent: 5086477 (1992-02-01), Yu et al.
patent: 5271000 (1993-12-01), Engbersen et al.
patent: 5519627 (1996-05-01), Mahmood et al.
patent: 5537580 (1996-07-01), Giomi et al.
patent: 5764525 (1998-06-01), Mahmood et al.
patent: 6591403 (2003-07-01), Bass et al.
patent: 2005/0114809 (2005-05-01), Lu
Paruthi et al., Automatic data path abstraction for verification of large scale designs, Oct. 1998, IEEE, pp. 192-194.
Macii et al. Formal Verification of Digital System by Automatic Reduction of Data Paths, Oct. 1997, IEEE, vol. 16, No. 10 pp. 1136-1156.
The Abstract, Morihiro et al. Formal verification of data-path circuits based on symbolic simulation, Dec. 2000, IEEE.
Bening, L. and Foster, H., Principles of Verifiable RTL Design, Second Edition, Kluwer Academic Publishers, Boston, 2001, pp. 44-68.
Foster Harry D.
Ip Chung-Wah N.
Loh Lawrence
Wong-Toi Howard
Chiang Jack
Doan Nghia M.
Fenwick & West LLP
Jasper Design Automation, Inc.
LandOfFree
Managing formal verification complexity of designs with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Managing formal verification complexity of designs with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Managing formal verification complexity of designs with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3822490