Macro-cell flip-flop with scan-in input

Details Macro-cell flip-flop with scan-in input Macro-cell flip-flop with scan-in input

2000-06-08

2004-02-03

Decady, Albert (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S727000

Reexamination Certificate

active

06687864

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a method and /or architecture for macro-cell flip-flops generally and, more particularly, to a method and/or architecture for a macro-cell flip-flop with a scan-in input.
BACKGROUND OF THE INVENTION
A programmable logic device (PLD) provides an economical and efficient means for implementing predetermined Boolean logic functions in an integrated circuit. Such a device consists of, generally, an AND plane configured to generate predetermined product terms in response to a plurality of inputs, a group of fixed/programmable OR gates configured to generate a plurality of sum-of-products(SOP) terms in response to the product terms, and a number of logic elements (i.e., macro-cells) configured to generate a desired output in response to the sum-of-products terms. The output of the macro-cells may be presented at an I/O pin or routed back to the AND plane. The sum-of-products terms can also be generated using programmable NOR-NOR or NAND-NAND logic.
Each macro-cell can contain a flip-flop called a macro-cell flip-flop. Testing the functionality of the macro-cell and surrounding logic is required. Scan test procedures are conducted to test the macro-cells and surrounding logic without increasing the device pin count. One such scan test procedure is an IEEE std 1149.1 JTAG (referred to herein as JTAG) boundary scan test. A JTAG boundary scan test is conducted with JTAG test instrumentation connected to I/O pins of the PLD.
Referring to
FIG. 1
, a block diagram of a conventional PLD
10
is shown. The PLD
10
has a number of macro-cells
12
a
-
12
n
. Each of the macro-cells
12
a
-
12
n
may be associated with an I/O pin
14
a
-
14
n
. Each macro-cell has three boundary scan registers
16
a
-
16
n
and an associated macro-cell flip-flop
18
a
-
18
n
. Test data is shifted in and out of the flip-flops
18
a
-
18
n
of each macro-cell
12
a
-
12
n
using the scan registers
16
a
-
16
n
. The conventional method of testing a PLD requires either a direct connection of the macro-cells
12
a
-
12
n
to I/O pins
14
a
-
14
n
and/or additional boundary scan registers
16
a
-
16
n
. Since three boundary scan registers
16
a
-
16
n
are used for each macro-cell flip-flop
18
a
-
18
n
, three clock cycles are required for each test data bit to be shifted through each macro-cell
12
a
-
12
n.
Modern PLDs continue to increase in complexity. The increasing complexity causes increased difficulty in providing direct access to the content of each macro-cell from a dedicated I/O pin. For example, a modern PLD can have, in one example, over 1500 macro-cells but less than 500 I/O pins. A solution that provides a scan chain made up of all the macro-cells of a PLD with a minimum number of I/O pins would be desirable. A solution that can use the available flip-flop resource of a macro-cell, without requiring additional boundary scan registers would also be desirable.
SUMMARY OF THE INVENTION
The present invention concerns a programmable logic device comprising a macro-cell flip-flop configured to store (i) a first input when the programmable logic device is in a normal mode and (ii) a second input when the programmable logic device is in a test mode.
The objects, features and advantages of the present invention include providing a method and/or architecture for a macro-cell flip-flop with a scan-in input that may (i) provide an easily accessible internal scan test interface, (ii) improve testability of the macro-cells and surrounding logic inside a PLD, (iii) eliminate the requirement for a one-to-one correspondence between I/O pins and macro-cells, (iv) be configured as a part of regular logic or a test scan chain, (v) easily form a test scan chain, containing all the macro-cells of a PLD, (vi) not require additional registers for a scan operation, and/or (vii) be asynchronously reset or preset.


REFERENCES:
patent: 4933736 (1990-06-01), Conner et al.
patent: 5028814 (1991-07-01), Sung et al.
patent: 5087837 (1992-02-01), Cline
patent: 5218245 (1993-06-01), Kohler et al.
patent: 5347519 (1994-09-01), Cooke et al.
patent: 5550843 (1996-08-01), Yee
patent: 5651013 (1997-07-01), Iadanza
patent: 5714890 (1998-02-01), Cline
patent: 5789945 (1998-08-01), Cline
patent: 5805607 (1998-09-01), Khu
patent: 5867507 (1999-02-01), Beebe et al.
patent: 6157210 (2000-12-01), Zaveri et al.
patent: 6304099 (2001-10-01), Tang et al.
patent: 6314539 (2001-11-01), Jacobson et al.
patent: 6484280 (2002-11-01), Moberly

Affiliated with

Also associated with

Rating

Macro-cell flip-flop with scan-in input does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Macro-cell flip-flop with scan-in input, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Macro-cell flip-flop with scan-in input will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3289345