Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
2007-11-27
2007-11-27
Lamarre, Guy (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
C714S002000, C714S006130, C714S737000, C714S700000, C714S746000
Reexamination Certificate
active
11514977
ABSTRACT:
Logic correction support equipment supports logic correction of a logic circuit in LSI design for synthesizing a logic circuit from a register transfer level by logic synthesis. The logic correction support equipment finds a logic that was redundant before logic correction and becomes non-redundant after the logic correction by comparing redundant fault between the RTL before the logic correction and the RTL after the logic correction, and thereby supports manual correction of the logic circuit.
REFERENCES:
patent: 6151694 (2000-11-01), Nozuyama
patent: 6766473 (2004-07-01), Nozuyama
patent: 6769107 (2004-07-01), Watkins
patent: 7096384 (2006-08-01), Nishioka et al.
patent: 2005/0120324 (2005-06-01), Kanamaru
patent: 2005-165681 (2005-06-01), None
Abraham Esaw
Foley & Lardner LLP
Lamarre Guy
NEC Corporation
LandOfFree
LSI design system, logic correction support equipment, logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with LSI design system, logic correction support equipment, logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and LSI design system, logic correction support equipment, logic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3849395