Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Patent
1996-04-18
1998-10-13
Santamauro, Jon
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Signal level or switching threshold stabilization
326 17, 326 83, 326121, 327534, H03K 190944
Patent
active
058217690
ABSTRACT:
A MOSFET circuit achieving high speed operation and low power consumption for a wide supply voltage range. MOSFET circuits are connected between a low threshold voltage CMOS circuit and a supply voltage and ground, as a power controller for switching power supply in response to sleep/active modes. High threshold voltage MOSFETs in the MOSFET circuits are gate biased by low threshold voltage MOSFETs, thereby preventing a current from flowing across the backgate terminal and the source terminal.
REFERENCES:
patent: 3914702 (1975-10-01), Gehweiler
patent: 4647798 (1987-03-01), Crafts et al.
patent: 4906587 (1990-03-01), Blake
patent: 4964082 (1990-10-01), Sato et al.
patent: 5160855 (1992-11-01), Dobberpuhl
patent: 5373199 (1994-12-01), Shichinohe et al.
patent: 5382844 (1995-01-01), Knauer
patent: 5387824 (1995-02-01), Michelsen
patent: 5479107 (1995-12-01), Knauer
patent: 5574389 (1996-11-01), Chu
Sixth Annual IEEE International ASIC Conference & Exhibit, Proceedings, 1993, pp. 186-189, Mutoh et al, "1V High-Speed Digital Circuit Technology with 0.5 .mu.m Multi-Threshold CMO's".
1989 IEEE SOS/SOI Technology Conference, Oct. 3, 1989, Nevada USA, pp. 128-129, XP 000167665 Matloubian et al, "Smart Body Contact for SOI MOSFETs".
IEEE, International Electron Device Meeting, 1994 San Francisco, California, USA, pp. 79-82, T. Andoh et al, "Design Methodology for Low-Voltage MOSFETs".
"Selection of Operation Mode on SOI/MOSFET's for High-Resistivity Load Static Memory Cell", Y. Yamaguchi et al, IEEE 1993, pp. 94-95.
"Switched-Source-Impedance CMOS Circuit for Low Standby Sub-Threshold Current Giga-Scale LSI's", M. Horiguchi, et al, IEEE Journal of Solid-State Circuits. vol. 28, No. 11, Nov. 1993, pp. 1131-1135.
"An SOI-Dram with Wide Operating Voltage Range by CMOS/SIMOX Technology" K. Suma, et al; IEEE 1994, pp. 138-139, 324.
"TP 5.4:A 0.5V SIMOX-MTCMOS Circuit with 200ps Logic Gate", T. Douseki et al, 1996 IEEE International Solid-State Circuits Conference, pp. 84-85, 0-7803-3136-2/1996 IEEE.
"TP 5.4:A 0.5V SIMOX-MTCMOS Circuit with 200ps Logic Gate", T. Douseki et al, 1996 ISSCC Slide Supplement/IEEE, pp. 66-67, 364-365.
"A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation", F. Assaderaghi et al., Technical Digest, International Electron Devices Meeting, San Francisco, CA, Dec. 11-14, 1994, pp. 809-813, 0-7803-2111-1/1994 IEEE.
Nippon Telegraph and Telephone Corporation
Santamauro Jon
LandOfFree
Low voltage CMOS logic circuit with threshold voltage control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low voltage CMOS logic circuit with threshold voltage control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low voltage CMOS logic circuit with threshold voltage control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-316486