Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
1998-03-20
2001-04-17
Vo, Don N. (Department: 2631)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C327S156000
Reexamination Certificate
active
06219397
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a frequency synthesizer and, more particularly to a PLL (Phase-Locked Loop)-based fractional-N frequency synthesizer for wireless communications.
BACKGROUND OF THE INVENTION
The recent rapid growth in demand for wireless communications services has been a strong motivation for designing more highly integrated RF ICs with low operating voltage, low power, and low cost, while meeting performance requirements for wireless systems. Scaled CMOS technologies can be more effectively utilized to improve the integration level of the RF transceivers and synthesizers, while resulting in further improvements in power dissipation and cost.
A frequency synthesizer, used to generate a local oscillator frequency, is one of the major building blocks for wireless communications devices. Since the synthesizer influences the performance of the overall wireless systems, it should have high performance, specifically low phase noise and low spurious tones or signals (hereinafter, referred as spurs). Modern wireless communications systems require frequency synthesizers to cover the frequency range from about 800 MHZ to 2.5 GHz.
A PLL-based synthesis technique offers high integration level, low power dissipation, small chip area, high reliability, and predictable performance. The comparison frequency in an integer-N PLL frequency synthesizer is equal to the channel frequency spacing. Thus, the integer-N frequency synthesizer with A small channel frequency spacing is not suitable for a system required fast frequency acquisition time because the loop bandwidth should be narrow enough to keep the system stable. Another drawback comes from the inverse relationship between the frequency spacing and in-band phase noise. As the frequency spacing decreases, the divide ratio of the programmable frequency divider for a given local oscillator frequency range must increase. The higher the divide ratio, the worse the phase noise inside the loop bandwidth close to the carrier frequency. The in-band phase noise is higher than the system noise floor by about an amount of 20logN, where N is the total divide ratio. The output spurs are also related to the loop bandwidth. Thus, trade-offs are needed in determining the loop bandwidth and loop performance.
A fractional-N frequency synthesis technique enables the use of reference frequencies larger than the channel frequency spacing (U. L. Rhode,
Digital PLL Frequency Synthesizers: Theory and Design
, Prentice-Hall, Englewood Cliffs, N.J., 1983.). This technique is able to considerably reduce the divide ratio N in the loop for the same frequency spacing as that in an integer-N synthesizer, while using the highest possible reference frequency. This technique has a significant beneficial effect on the in-band phase noise performance of the synthesized output. The possibility of using a higher reference frequency also opens up the way to a wider loop bandwidth, hence faster switching time. Using a reference frequency higher than the channel frequency spacing can reduce the reference spurs at the output. However, use of the fractional-N technique introduces periodic disturbances in the loop, resulting in large fractional spurs at all multiples of the offset frequency depending on the fractional data.
A noise shaping technique using a high-order sigma-delta modulator is used to suppress the fractional spurs. One example of the technique can be found in
A Multiple Modulator Fractional Divider
, by B. Miller and R. J. Conley (IEEE Transactions on Instrumentation and Measurement, vol. 40, pp. 578-583, June 1991.). The idea is to eliminate the low frequency phase error by rapidly switching the divide ratio between different ratios to eliminate the gradual phase error at the phase-frequency detector. By changing the divide ratio rapidly between different values, the phase error occurs in both polarities, positive as well as negative, and in an accelerated rate that explains the phenomena of high frequency noise push-up.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a frequency synthesizer which performs a higher order difference operation of the error produced by the quantizer and thus stronger attenuation at low frequencies for the quantization noise.
It is another object of the present invention to provide a frequency synthesizer having low phase noise and power consumption.
It is still another object of the present invention to provide a frequency synthesizer capable of quickly changing the output signal frequency, and decreasing the spurs of the output signal.
It is still another object of the present invention to provide a frequency synthesizer having simple enough in circuit structure to be integrated.
In order to attain the above objects, according to an aspect of the present invention, there is provided a PLL-based CMOS fractional-N frequency synthesizer, which has an on-chip VCO. A higher-order discrete sigma-delta modulator is used in the fractional-N frequency synthesizer. The synthesizer employs a noise shaping method to suppress fractional spurs using the high-order sigma-delta modulator.
According to an embodiment of this invention, a frequency synthesizer comprises a reference divider, an LC VCO, a multimodulus prescaler, a phase-frequency detecting circuit, a loop filter, 3rd-order sigma-delta modulator, and an output buffer. The reference divider divides an externally provided reference frequency data signal by a given divide ratio. The LC VCO generates an output signal of variable frequency in response to a frequency control voltage signal from the loop filter. The multimodulus prescaler selects one of multiple module in response to a scaling control data signal from the sigma-delta modulator, and scales down the output signal of the VCO by the selected modulus. The sigma-delta modulator generates the scaling control data signal in response to an externally provided frequency setting data signal. The phase-frequency detector detects the phase difference between the output signal of the reference divider and the output signal of the prescaler and generates a phase error signal. The phase error signal is provided to the VCO via the loop filter acting as a low-pass filter.
REFERENCES:
patent: 4800342 (1989-01-01), Jackson
patent: 4810977 (1989-03-01), Flugstad et al.
patent: 4816774 (1989-03-01), Martin
patent: 5055800 (1991-10-01), Black et al.
patent: 5055802 (1991-10-01), Hietala et al.
patent: 5727038 (1998-03-01), May et al.
patent: 5821816 (1998-10-01), Patterson
patent: 5825253 (1998-10-01), Mathe et al.
patent: 5889443 (1999-03-01), Jorgenson
Simon Haykin; Communication Systems; John Wiley & Sons; New York; 1994, pp. 173-174.*
Miller, Brian and Conley, Robert J.,A Multiple Modulator Fractional Divider,IEEE Transactions on Instrumentation and Measurement, vol. 40, pp. 578-583, Jun. 1991.
Marger & Johnson & McCollom, P.C.
Samsung Electronics Co,. Ltd.
Vo Don N.
LandOfFree
Low phase noise CMOS fractional-N frequency synthesizer for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low phase noise CMOS fractional-N frequency synthesizer for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low phase noise CMOS fractional-N frequency synthesizer for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2495853