Low latency FIFO circuit for mixed clock systems

Details Low latency FIFO circuit for mixed clock systems Low latency FIFO circuit for mixed clock systems

2007-03-27

2007-03-27

Huynh, Kim (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output data buffering

C710S052000, C710S055000

Reexamination Certificate

active

10258221

ABSTRACT:
A FIFO design interfaces a sender subsystem and a receiver subsystem operating on different time domains. The sender subsystem and the receiver subsystem may be synchronous or asynchronous. The FIFO circuit includes a put interface configured to operate in accordance with the sender time domain and get interface configured to operate in accordance with the receiver time domain. The FIFO circuit includes an array of cells having a register and state controller indicative of the state of the cell. Each cell also has a put component part configured to operate according to the sender time domain including a put token passing circuit and put controller circuit. Each cell has get component part configured to operate according to the receiver time domain including a get token passing circuit and a get controller circuit. A mixed-clock relay station design interfaces a sender subsystem and a receiver subsystem working at different time domains, and where the latency between sender and receiver is large.

REFERENCES:
patent: 4463443 (1984-07-01), Frankel et al.
patent: 5809521 (1998-09-01), Steinmetz et al.
patent: 5867541 (1999-02-01), Tanaka et al.
patent: 5937010 (1999-08-01), Petranovich et al.
patent: 5956748 (1999-09-01), New
patent: 5982772 (1999-11-01), Oskouy
patent: 6523060 (2003-02-01), Kao
patent: 2002/0069347 (2002-06-01), Singh et al.
patent: 2003/0037096 (2003-02-01), Kao
patent: 0182064 (2001-11-01), None
patent: 0195089 (2001-12-01), None
Written Opinion of International Preliminary Examining Authority of PCT/US01/13777 dated Jan. 27, 2004.
Pham G N et al: “A high throughput, asynchronous, dual port FIFO memory implemented in ASIC technology” Proceedings of the Annual IEEE International ASIC Conference and Exhibit., Sep. 1989, pp. 3-1.1-3-1.4, XP010092548 Rochester, NY abstract p. 3-1.3, col. 1.
“Multi-Access First-in-First-Out Queue Using 370 Compare and Swap” IBM Technical Disclosure Bulletin, IBM Corp. New York, US, vol. 36, No. 2, Feb. 1, 1993, pp. 327-330, XP000354355 ISSN: 0018-8689 p. 329, line 16-p. 330, line 4.
Chelcea T et al: “Low-latency asynchronous FIFO's using token rings” Advance Research in Asynchronous Circuits and Systems, 2000. (ASYNC 2000). Proceedings. Sixth International Symposium on Eilat, Isreal Apr. 2-6, 2000, Los Alamitos, CA, USA IEEE Comput. Soc, US, Apr. 2, 2000, pp. 210-220, XP010377329 ISBN: 0-7695-0586-4 paragraph '02.1! paragraph '04.3!
Carloni L P et al: “A methodology for correct-by-construction latency insensitive design” Computer-Aided Design, 1999. Digest of Technical Papers. 1999 IEEE/ACM International Conference on San Jose, CA, USA Nov. 7-11, 1999, Piscataway, NJ USA, IEEE, US, Nov. 7, 1999, p. 309-315, XP010363870 ISBN: 0-7803-5832-5 abstract paragraph '05.!-paragraph '05.2!
Madsen J K et al: “A 2.5 GB/S ATM Add-Drop Unit for B-ISDN Based on a GAAS LSI” IEEE Journal of Solid-State Circuits, IEEE Inc. New York, US, vol. 31, No. 10, Oct. 1, 1996, pp. 1400-1405, XP000638087 ISSN: 0018-9200 figure 4.
D. S. Bormann, P.Y.K. Cheung “Asynchronous Wrapper for Heterogenous Systems”, Proc. International Conference on Computer Design (ICCD), IEEE Computer Society Press. 1997, pp. 307-314.
D.M. Chapiro “Globally-Asynchronous Locally-Synchronous Systems”, PhD Thesis, Stanford University, Oct. 1984.
R. Kol, R. Ginosar, “Adaptive Synchronization for Multi-Synchronous Systems”, 1998 IEEE International Conferenc on Computer Design (ICCD'98), pp. 188-189, Oct. 1998.
M. R. Greenstreet, “Implementing a STARI Chip”, Proc. International Conf. Computer Design (ICCD), pp. 38-43, IEEE Computer Society Press. 1995.
C.L. Seitz, “System Timing”, Introduction to VLSI Systems, Ch. 7, Addison-Wesley, 1980.
J. Seizovic, “Pipeline Sychronization”, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 87-96, Nov. 1994.
K.Y.Yun, R.P.Donohue “Pausible Clocking: A First Step Toward Heterogenous Systems”, Proc. International Conference on Computer Design (ICCD), IEEE Computer Society Press. 1996.

Affiliated with

Also associated with

Rating

Low latency FIFO circuit for mixed clock systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low latency FIFO circuit for mixed clock systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low latency FIFO circuit for mixed clock systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3757868