Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2008-06-27
2010-11-16
Peugh, Brian R (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
Reexamination Certificate
active
07836260
ABSTRACT:
A system, method and computer program product for supporting thread level speculative execution in a computing environment having multiple processing units adapted for concurrent execution of threads in speculative and non-speculative modes. Each processing unit includes a cache memory hierarchy of caches operatively connected therewith. The apparatus includes an additional cache level local to each processing unit for use only in a thread level speculation mode, each additional cache for storing speculative results and status associated with its associated processor when handling speculative threads. The additional local cache level at each processing unit are interconnected so that speculative values and control data may be forwarded between parallel executing threads. A control implementation is provided that enables speculative coherence between speculative threads executing in the computing environment.
REFERENCES:
patent: 6704841 (2004-03-01), Chaudhry et al.
patent: 7216202 (2007-05-01), Chaudhry et al.
patent: 7269717 (2007-09-01), Tremblay et al.
patent: 7523266 (2009-04-01), Chaudhry et al.
patent: 2002/0046324 (2002-04-01), Barroso et al.
patent: 2005/0144602 (2005-06-01), Ngai et al.
patent: 2005/0198627 (2005-09-01), Du et al.
patent: 2005/0216705 (2005-09-01), Shibayama et al.
patent: 2007/0174555 (2007-07-01), Burtscher et al.
patent: 2007/0192540 (2007-08-01), Gara et al.
Marcuello, et al., Thread Partitioning and Value Prediction for Exploring Speculative Thread-Level Parallelism: © 2004 IEEE, pp. 114-125.
Sarangi, et al., “ReSlice: Selective Re-Execution of Long-Retired Misspeculated Instructions Using Forward Slicing”, © 2005 IEEE, pp. 1-12.
Tsai, et al., “The Superthreaded Processor Architecture”, © 1999 IEEE, pp. 861-902.
Whaley, et al., “Heuristics for Profile-driven Method-level Speculative Parailelization”, © 2005 IEEE, pp. 1-10.
Gara Alan G.
Gschwind Michael K.
Salapura Valentina
International Business Machines - Corporation
Morris, Esq. Daniel P.
Peugh Brian R
Scully , Scott, Murphy & Presser, P.C.
LandOfFree
Low complexity speculative multithreading system based on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low complexity speculative multithreading system based on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low complexity speculative multithreading system based on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4238696