Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1998-05-04
2000-11-14
Whitehead, Jr., Carl
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438619, 438620, 438622, 438623, 438624, H01L 214763
Patent
active
061469858
ABSTRACT:
A semiconductor device having reduced parasitic capacitance and, consequentially increased integrated circuit speed, is achieved by removing sections of dielectric interlayers which do not support conductive patterns, as by anisotropic etching, to form air gaps which can remain or are filled in with a dielectric material having a low dielectric constant. In another embodiment, a conformal dielectric coating is deposited, having a low dielectric constant.
REFERENCES:
patent: 3890638 (1975-06-01), Harada et al.
patent: 4017886 (1977-04-01), Tomono et al.
patent: 4933305 (1990-06-01), Kikkawa
patent: 5034799 (1991-07-01), Tomita et al.
patent: 5227013 (1993-07-01), Kumar
patent: 5376586 (1994-12-01), Beilin et al.
patent: 5413962 (1995-05-01), Lur et al.
patent: 5534731 (1996-07-01), Cheung
patent: 5598028 (1997-01-01), Losavio et al.
patent: 5612914 (1997-03-01), Liu et al.
patent: 5654570 (1997-08-01), Agnello
patent: 5670828 (1997-09-01), Cheung et al.
patent: 5708303 (1998-01-01), Jeng
Advanced Micro Devices , Inc.
Gurrero Maria
Jr. Carl Whitehead
LandOfFree
Low capacitance interconnection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low capacitance interconnection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low capacitance interconnection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2064835