Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2008-07-08
2008-07-08
Kerveros, James C (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07398444
ABSTRACT:
The invention relates to a method for testing a memory device with the memory device being able to be operated in a normal operating mode and a test mode and encompassing an output driver, input driver, and data pads. The method includes the steps of communicating test input data to be used for a test to the memory device, performing a test using the test input data in order to obtain test output data, the test data read out being passed via an output driver, at least one data pad, and an input driver, wherein the input drivers and output drivers are switched during the test in such a way as to enable data to be simultaneously read from and written to the memory device, and creating a data test result from the test output data. Furthermore, the invention relates to a memory device and a system for testing a memory device.
REFERENCES:
patent: 5357523 (1994-10-01), Bogholtz et al.
patent: 5475815 (1995-12-01), Byers et al.
patent: 6088274 (2000-07-01), Dorney et al.
patent: 6282134 (2001-08-01), Kumar
patent: 6675322 (2004-01-01), Schaffroth et al.
patent: 6760873 (2004-07-01), Hao et al.
patent: 7137055 (2006-11-01), Hirano et al.
patent: 2006/0059394 (2006-03-01), Spirkl
patent: 198 32 307 (2000-02-01), None
patent: 05264667 (1993-10-01), None
M. Gerner, B. Müller and G. Sandweg, Selbsttest digitaler Schaltungen (Self-test of Digital Circuits), München, Germany, R. Oldenbourg, 1990, pp. 74-82, 136, 137 and 140-151, ISBN 3-486-21765-8.
Brox Martin
Kaiser Robert
Kilian Volker
Spirkl Wolfgang
Infineon - Technologies AG
Kerveros James C
Patterson & Sheridan L.L.P.
LandOfFree
Loop-back method for measuring the interface timing of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Loop-back method for measuring the interface timing of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Loop-back method for measuring the interface timing of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2793344