Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2011-01-25
2011-01-25
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S718000
Reexamination Certificate
active
07877657
ABSTRACT:
A method and apparatus are disclosed for predicting the failure of a functional element of an integrated circuit during operation. The method includes determining whether the functional element of the integrated circuit device is in an idle cycle, performing a stress test of the functional element while the functional element is in the idle cycle, and indicating that the functional element, if it fails the stress test, is a potential future failing element. The stress test can include simultaneously providing a margining test voltage and a stress clock signal to the functional element. The stress test is performed in the background, during continuous operation of the integrated circuit device, such that normal operation of the integrated circuit device is not interrupted. Thereby, the method and apparatus of the present invention allows for failure prediction in a device before it happens, allowing for planned outages or workarounds and avoiding system downtime for unplanned repairs.
REFERENCES:
patent: 3184552 (1965-05-01), Macrander
patent: 6226764 (2001-05-01), Lee
patent: 6363506 (2002-03-01), Karri et al.
patent: 6574760 (2003-06-01), Mydill
patent: 6707718 (2004-03-01), Halim et al.
patent: 6862721 (2005-03-01), Templeton et al.
patent: 6886119 (2005-04-01), Vancura
patent: 7480842 (2009-01-01), Young et al.
patent: 2006/0271807 (2006-11-01), Suzuki et al.
Micron Abramovici and Charles E. Stroud, “BIST-Based Delay-Fault Testing in FPGAs,” Journal of Electronic Testing: Theory & Applications, vol. 19, No. 5, pp. 549-558, 2003.
Puneet Gupta, “High Quality Transition and Small Delay Fault ATPG,” Submitted to Faculty of Virginia Polytech Institure and State University, Bradley Deparment of electrical and Computer Engineering, Feb. 13, 2004.
Lien Chuen-Der
Miller Michael
Britt Cynthia
Gandhi Dipakkumar
Glass Kenneth
Glass & Associates
Hardaway Michael R.
LandOfFree
Look-ahead built-in self tests does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Look-ahead built-in self tests, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Look-ahead built-in self tests will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2718415