Logic analyzer systems and methods for programmable logic...

Details Logic analyzer systems and methods for programmable logic... Logic analyzer systems and methods for programmable logic...

2007-03-26

2010-06-22

Ellis, Kevin L (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S037000, C714S039000, C714S045000, C714S724000, C714S732000, C714S742000, C716S030000, C716S030000, C716S030000, C716S030000, C326S037000, C326S038000, C326S039000, C703S028000

Reexamination Certificate

active

07743296

ABSTRACT:
A method of programming a programmable logic device (PLD), in accordance with an embodiment, includes receiving trigger unit information of a logic analyzer via a software interface for monitoring internal PLD signals and providing trigger unit output signals based on the internal PLD signals for the corresponding trigger units; and receiving trigger expression information of the logic analyzer via the software interface as a text string of logic operators and operands, wherein the operands represent the trigger unit output signals. The method may further include generating configuration data based on the trigger unit information and the trigger expression information; and providing the configuration data to the PLD, wherein a trigger expression based on the trigger expression information is stored within memory of the PLD.

REFERENCES:
patent: 4642487 (1987-02-01), Carter
patent: 4706216 (1987-11-01), Carter
patent: 4758985 (1988-07-01), Carter
patent: 5448703 (1995-09-01), Amini et al.
patent: 6247147 (2001-06-01), Beenstra et al.
patent: 6384627 (2002-05-01), Fross et al.
patent: 6389558 (2002-05-01), Herrmann et al.
patent: 6686759 (2004-02-01), Swamy
patent: 6704889 (2004-03-01), Veenstra et al.
patent: 6748456 (2004-06-01), Stanton et al.
patent: 6754862 (2004-06-01), Hoyer et al.
patent: 6834360 (2004-12-01), Corti et al.
patent: 6848055 (2005-01-01), Yarch
patent: 7020768 (2006-03-01), Swaine et al.
patent: 7373263 (2008-05-01), Cohn et al.
patent: 7536615 (2009-05-01), Pierce
patent: 2003/0212940 (2003-11-01), Wong
patent: 2004/0187054 (2004-09-01), Dervisoglu et al.
U.S. Appl. No. 10/347,058, filed Jan. 17, 2003, Mantey, Johnathan G.
IEEE Std. 1149.1. IEEE Standard Test Access Port and Boundary Scan Architecture, 1990, 3 pages.
IEEE Std. 1149.1. IEEE Standard Test Access Port and Boundary Scan Architecture, 1990, 6 pages.
Xilinx, Inc., ChipScope Pro Software and Cores User Manual, Oct. 29, 2002, 26 pages.
Altera Corporation, 10. Design Debugging Using the SignalTap II Embedded Logic Analyzer, May 2005, 48 pages.
Lattice Semiconductor Corporation, ORCA Series Boundary Scan, Aug. 2004, 10 pages.
Xilinx, Inc., ChipScope Pro Software and Cores User Manual, Feb. 26, 2005, 222 pages.
U.S. Appl. No. 11/691,003, filed Mar. 26, 2007, Pierce et al.

Affiliated with

Also associated with

Rating

Logic analyzer systems and methods for programmable logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic analyzer systems and methods for programmable logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic analyzer systems and methods for programmable logic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4170925