Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Recessed oxide by localized oxidation
Patent
1996-11-14
1999-04-06
Fourson, George
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Recessed oxide by localized oxidation
H01L 2176
Patent
active
058917888
ABSTRACT:
A technique for producing an isolation structure in a semiconductor substrate wherein lateral encroachment, i.e., bird's beak formation, under a masking stack is limited. The disclosed embodiment comprises growing a layer of pad oxide on a silicon substrate and then depositing a layer of silicon nitride on the layer of pad oxide. The nitride is then patterned and etched to define a masking stack and a region of the substrate wherein the isolation structure is to be formed. The pad oxide is then removed from the region and is also partially removed under the nitride stack, thus forming a cavity. A re-ox oxide layer is then grown over the substrate, followed by the growth of a spacer layer. The spacer layer is comprised of either polysilicon or silicon nitride. Subsequently, the isolation structure is grown using high pressure oxidation techniques, which results in the oxidation structure growing sufficiently fast that the spacer layer in the cavity is not oxidized. Lateral encroachment is thus reduced and punchthrough of the bird's beak region is prevented.
REFERENCES:
patent: 4764248 (1988-08-01), Bhattacherjee et al.
patent: 4959325 (1990-09-01), Lee et al.
patent: 5087586 (1992-02-01), Chan et al.
patent: 5159428 (1992-10-01), Rao et al.
patent: 5254494 (1993-10-01), Van Der Plas et al.
patent: 5260229 (1993-11-01), Hodges et al.
patent: 5294563 (1994-03-01), Rao
patent: 5298451 (1994-03-01), Rao
patent: 5338968 (1994-08-01), Hodges et al.
patent: 5358892 (1994-10-01), Rolfson
patent: 5358894 (1994-10-01), Fazan et al.
patent: 5369051 (1994-11-01), Rao et al.
patent: 5369052 (1994-11-01), Kenkare et al.
patent: 5422300 (1995-06-01), Pfiester et al.
patent: 5470783 (1995-11-01), Chiu et al.
patent: 5504034 (1996-04-01), Rapisarda
patent: 5612247 (1997-03-01), Itabashi
Roth, S.S. "Polysilicon Encapsulated Local Oxidation", IEEE Electron Device Letters, vol. 12, No.3, pp.92-94, Mar. 1991.
Miyoshi, H. "Selective Oxidation of Silicon in High Pressure Steam", J.Electrochem.Soc.:Solid State Science and Tech., pp. 1824-1828, Nov. 1978.
Sze, M., "VLSI Technology," 2nd Ed., pp. 121-123, McGraw Hill (1988).
Wolf, S., "Silicon Processing for the VLSI Era," vol. 3, Lattice Press, Sunset Beach, CA, pp. 362-367, 1995.
Fazan Pierre C.
Jeng Nanseng
Mathews Viju K.
Fourson George
Micro)n Technology, Inc.
LandOfFree
Locus isolation technique using high pressure oxidation (hipox) does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Locus isolation technique using high pressure oxidation (hipox) , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Locus isolation technique using high pressure oxidation (hipox) will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1371117