Linear phase detector and clock/data recovery circuit thereof

Details Linear phase detector and clock/data recovery circuit thereof Linear phase detector and clock/data recovery circuit thereof

2011-07-05

2011-07-05

Burd, Kevin M (Department: 2611)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S360000, C375S374000, C327S235000, C327S244000

Reexamination Certificate

active

07974375

ABSTRACT:
A linear phase detector includes an up/down pulse generator operating in response to received data signals and a recovered clock signal. The phase detector generates up and down pulses that have pulse widths proportional to the phase differences between transitions of the received data signals and edges of the recovered clock signal. By generating up and down pulses using a linear phase detector in proportion to a phase error, data signals are effectively recovered, even data signals with significant jitter.

REFERENCES:
patent: 2004/0120441 (2004-06-01), Karlquist
patent: 2007/0021933 (2007-01-01), Sanduleanu et al.
patent: 2007/0286321 (2007-12-01), Gupta et al.
patent: 2004208298 (2004-07-01), None
patent: 100261287 (2000-04-01), None
patent: 1020010097285 (2001-11-01), None

Affiliated with

Also associated with

Rating

Linear phase detector and clock/data recovery circuit thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linear phase detector and clock/data recovery circuit thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear phase detector and clock/data recovery circuit thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2674793