Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-05-08
2000-07-18
Wilczewski, Mary
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438210, 438233, 438250, 438253, 438393, 438396, H01L 218242
Patent
active
060906561
ABSTRACT:
A capacitor that is a metal to polysilicon capacitor. The capacitor is fabricated by forming a field oxide layer on a substrate. Then, a polysilicon segment is formed on the field oxide layer. This polysilicon segment forms a polysilicon bottom plate for the capacitor. A dielectric layer is formed and planarized. An opening is made in the dielectric layer to expose a portion of the polysilicon segment. Then, an oxide layer is formed on exposed portions of the polysilicon segment. A metal segment is formed on the oxide layer over the opening, wherein the metal segment forms a top-plate for the semiconductor device.
REFERENCES:
patent: 4406051 (1983-09-01), Iizuka
patent: 4481283 (1984-11-01), Ker et al.
patent: 4859278 (1989-08-01), Choi
patent: 5057447 (1991-10-01), Paterson
patent: 5108941 (1992-04-01), Paterson et al.
patent: 5244825 (1993-09-01), Coleman et al.
patent: 5338701 (1994-08-01), Hsu et al.
patent: 5393691 (1995-02-01), Hsu et al.
patent: 5425392 (1995-06-01), Thakur et al.
patent: 5429981 (1995-07-01), Gardner et al.
patent: 5436177 (1995-07-01), Zaccherini
patent: 5498561 (1996-03-01), Sakuma et al.
patent: 5508221 (1996-04-01), Kamiyama
patent: 5510637 (1996-04-01), Hsu et al.
patent: 5527729 (1996-06-01), Matsumoto et al.
patent: 5534448 (1996-07-01), Baldi
patent: 5576240 (1996-11-01), Radosevich et al.
patent: 5658821 (1997-08-01), Chen et al.
patent: 5674771 (1997-10-01), Machida et al.
patent: 5747375 (1998-05-01), Kaneko et al.
patent: 5789303 (1998-08-01), Leung et al.
patent: 5795794 (1998-08-01), Nagano et al.
Wolf et al., "Chemical Vapor Deposition of Amorphous and Polycrystalline Films", Silicon Processing For the VLSI Era--vol. 1, Process Technology; pp. 181-182, 1986.
LSI Logic
Thomas Toniae M.
Wilczewski Mary
LandOfFree
Linear capacitor and process for making same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Linear capacitor and process for making same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear capacitor and process for making same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2035820