Line amplifier for static RAM memory

Details Line amplifier for static RAM memory Line amplifier for static RAM memory

1996-06-18

1998-10-13

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Flip-flop used for sensing

365207, 365203, 327 51, 327 52, G11C 700, G11C 702

Patent

active

058220518

ABSTRACT:
A line amplifier for static RAM memory in CMOS technology comprises first and second branches formed by a first plurality of transistors (TP.sub.1, TN.sub.1, TN.sub.2) and a second plurality of transistors (TP.sub.2, TN.sub.3, TN.sub.2), respectively. The branches are connected in series between the power supply (Vdd) and reference voltage (Vss). A positive feedback is produced by direct connection through internal nodes, and an evaluation switching transistor makes it possible to equalize the values of the voltages on the internal nodes at equilibrium. Under read control (CL), the transistor (TN.sub.2) makes it possible to amplify the preliminary difference between voltage levels due to a transition of the bit signal (D) and complemented bit signal (D) applied to the internal nodes. A precharge transistor (TN.sub.4) is common to the first and second branches and thus allows an increase in switching speed.

REFERENCES:
patent: 5504443 (1996-04-01), Gross et al.
patent: 5521874 (1996-05-01), Sandhu

Affiliated with

Also associated with

Rating

Line amplifier for static RAM memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Line amplifier for static RAM memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Line amplifier for static RAM memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-318564