Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2009-01-13
2010-12-28
Potter, Roy K (Department: 2822)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S123000, C257SE23023
Reexamination Certificate
active
07858442
ABSTRACT:
A semiconductor package includes a leadframe, an elevated die paddle disposed above the leadframe, a first die attached to a lower surface of the elevated die paddle to support the first die within the semiconductor package, and a second die attached to the first die. A method of manufacturing a semiconductor package includes providing a leadframe having a lower lead and an elevated die paddle structure, attaching a first die to the elevated die paddle structure with a die adhesive (DA) for supporting the first die within the semiconductor package, and wire bonding the first die to the lower lead.
REFERENCES:
patent: 5012323 (1991-04-01), Farnworth
patent: 5633528 (1997-05-01), Abbott et al.
patent: 5777345 (1998-07-01), Loder et al.
patent: 2004/0108585 (2004-06-01), Hetzel et al.
patent: 4041224 (1992-07-01), None
patent: 0515094 (1992-05-01), None
patent: 1396886 (2004-07-01), None
Chow Seng Guan
Do Byung Tai
Kuan Francis Heap Hoe
Atkins Robert D.
Potter Roy K
STATS ChipPAC Ltd.
LandOfFree
Leaded stacked packages having elevated die paddle does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Leaded stacked packages having elevated die paddle, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Leaded stacked packages having elevated die paddle will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4216244