Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2007-10-09
2007-10-09
Lamarre, Guy (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S790000, C714S786000, C714S755000, C375S322000
Reexamination Certificate
active
10851614
ABSTRACT:
LDPC (Low Density Parity Check) coded signal decoding using parallel and simultaneous bit node and check node processing. This novel approach to decoding of LDPC coded signals may be described as being LDPC bit-check parallel decoding. In some alternative embodiment, the approach to decoding LDPC coded signals may be modified to LDPC symbol-check parallel decoding or LDPC hybrid-check parallel decoding. A novel approach is presented by which the edge messages with respect to the bit nodes and the edge messages with respect to the check nodes may be updated simultaneously and in parallel to one another. Appropriately constructed executing orders direct the sequence of simultaneous operation of updating the edge messages at both nodes types (e.g., edge and check). For various types of LDPC coded signals, including parallel-block LDPC coded signals, this approach can perform decoding processing in almost half of the time as provided by previous decoding approaches.
REFERENCES:
patent: 3542756 (1970-11-01), Gallager
patent: 3665396 (1972-05-01), Forney, Jr.
patent: 4295218 (1981-10-01), Tanner
patent: 6366622 (2002-04-01), Brown et al.
patent: 6430233 (2002-08-01), Dillon et al.
patent: 6473010 (2002-10-01), Vityaev et al.
patent: 6567465 (2003-05-01), Goldstein et al.
patent: 6633856 (2003-10-01), Richardson et al.
patent: 2003/0104788 (2003-06-01), Kim
patent: 2005/0246606 (2005-11-01), Cameron et al.
R. Gallager, Low-Density Parity-Check Codes, Cambridge, MA: MIT Press, 1963.
M. Luby, M. Mitzenmacher, A. Shokrollahi, D. Spielman, and V. Stemann, “Practical loss-resilient codes,” 1997.
T. J. Richardson and R. L. Urbanke, “The capacity of low-density parity-check code under message-passing decoding,” IEEE Trans. Inform. Theory, vol. 47, pp. 599-618, Feb. 2001.
E. Eleftheriou and S. Olcer, “Low-Density Parity-Check Codes for Digital Subscriber Lines,” 0-7803-7400-2/02, IEEE, 2002, pp. 1752-1757.
Draft ETSI EN 302 307 V1.1.1 (Jun. 2004), Digital Video Broadcasting (DVB); Second generation framing structure, channel coding and modulation systems for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications.
H. Zhong and T. Zhang, “Design of VLSI implementation-oriented LDPC codes,” IEEE Semiannual Vehicular Technology Conference (VTC), Oct. 2003.
S. J. Johnson and S.R. Weller, “Quasi-cyclic LDPC codes from difference families,” 3rd AusCTW, Canberra, Australia, Feb. 4-5, 2002.
F. Verdier and D. Declercq, “A LDPC parity check matrix construction for parallel hardware decoding,” 3rd International Symposium on Turbo-Codes & Related Topics, Brest, France, Sep. 2003.
Mansour, Mohammad M., “High-Throughput LDPC Decoders”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE Inc. New York, US, vol. 11, No. 6, Dec. 2003, pp. 976-996, XP002302866, ISSN: 1063-8210.
Hou, Jilei, et al, “Capacity-Approaching Bandwidth-Efficient Coded Modulation Schemes Based on Low-Density Parity-Check Codes”, IEEE Transactions on Information Theory, IEEE Inc. New York, US, vol. 49, No. 9, Sep. 1, 2003, pp. 2141-2155, XP002322415, ISSN: 0018-9448.
Selvarathinam, A., et al, “A Massively Scaleable Decoder Architecture for Low-Density Parity-Check Codes”, ISCAS 2003, Proceedings of the 2003 IEEE International Symposium on Circuits and Systems, Bangkok, Thailand, May 25-28, 2003, IEEE International Symposium on Circuits and Systems, New York, NY, IEEE, US, vol. 2 of 5, May 25, 2003, pp. 61-64, XP002260921, ISBN: 0-7803-7761-3.
Tong, Zhang, et al, “A 54 MBPS (3, 6)-Regular FPGA LDPC Decoder”, Signal Processing Systems, 2002 (SIPS 2002), IEEE Workshop on Oct. 16-18, 2002, Piscataway, NJ, USA, IEEE, Oct. 16, 2002, pp. 127-132, XP010616589, ISBN: 0-7803-7587-4.
Karkooti, Marjan, et al, “Semi-Parallel Reconfigurable Architectures for Real-Time LDPC Decoding”, Information Technology: Coding and Computing, 2004, Proceedings, ITCC 2004, International Conference on Las Vegas, NV, USA, Apr. 5-7, 2004, Piscataway, NJ, USA, IEEE, vol. 1, Apr. 5, 2004, pp. 579-585, XP010696711, ISBN: 0-7695-2108-8.
Cameron Kelly Brian
Shen Ba-Zhong
Tran Hau Thien
Alphonse Fritz
Garlick & Harrison & Markison
Lamarre Guy
Short Shayne X.
LandOfFree
LDPC (Low Density Parity Check) coded signal decoding using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with LDPC (Low Density Parity Check) coded signal decoding using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and LDPC (Low Density Parity Check) coded signal decoding using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3866085