Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1999-07-01
2003-03-11
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S268000, C438S286000, C438S298000
Reexamination Certificate
active
06531355
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to semiconductor devices and, more particularly, to an LDMOS (lateral double-diffused “metal”-oxide-semiconductor) device having a self-aligned RESURF (REduced SURface Field) region and method of fabrication thereof.
BACKGROUND OF THE INVENTION
LDMOS (lateral double-diffused MOS) devices are quickly replacing bipolar devices as power devices in intelligent power integrated circuits due to their performance advantage. The proliferation of increasingly diversified applications for power integrated circuits has led to a desire for components having a wide variety of breakdown voltages (BVdss).
RESURF (REduced SURface Field) LDMOS transistors have been developed in which a RESURF diffusion is placed in the drift region of the device to maximize breakdown voltage (BVdss) for a given specific-on-resistance (Rsp=Rdson*Area, where Rdson=drain to source resistance with the transistor on). While presently available RESURF LDMOS devices exhibit high breakdown voltages and low specific-on-resistance, considerable variation in breakdown voltage is exhibited among devices fabricated by the same process on different wafers or in different lots. This wide variation in breakdown voltage is unacceptable in the many applications that can tolerate only a narrow range of breakdown voltages. This causes low yields and high costs.
Accordingly, a need exists for a RESURF LDMOS device having a stable, predictable breakdown voltage.
SUMMARY OF THE INVENTION
Applicants have discovered that variations in 1.) alignment tolerance for the RESURF region overlap of the LOCOS region (where overlap=lateral spacing between the edge of LOCOS field oxide region adjacent to the thin gate oxide and the edge of RESURF region), and 2.) alignment tolerance between the RESURF region and DWELL region, contribute to the unacceptable variation in breakdown voltages in presently available RESURF LDMOS transistors. In addition, applicants have discovered that variations in RESURF implant dose tolerance causes premature breakdown problem on the drain N+ contact side of the device.
Generally, and in one form of the invention, a transistor includes:
a semiconductor layer of a first conductivity type;
a RESURF region of a second conductivity type formed in the semiconductor layer;
a LOCOS field oxide region formed at a face of the RESURF region, the RESURF region being self-aligned to the LOCOS field oxide region;
a well of the first conductivity type formed in the semiconductor layer;
a source region of the second conductivity type formed in the well, a channel region defined in the well between a first edge of the source region and a first edge of the RESURF region;
a drain region of the second conductivity type formed in the semiconductor layer adjacent a second edge of the RESURF region; and
a conductive gate formed over and insulated from the channel region.
In another aspect of the invention, a method of manufacturing a transistor includes the steps of:
forming a semiconductor layer of a first conductivity type;
forming a mask over the semiconductor layer, the mask having an opening exposing a first region of the semiconductor layer;
implanting a dopant of a second conductivity type through the opening in the mask in the first region of the semiconductor layer to form a RESURF region;
growing a LOCOS field oxide region at a face of the first region defined by the opening of the mask, the RESURF region being self-aligned with the LOCOS field oxide region;
forming a conductive gate over and insulated from a face of the semiconductor layer, the conductive gate extending over a portion of the LOCOS field oxide region;
forming a well of the first conductivity type in the semiconductor layer adjacent the RESURF region;
forming a source region of the second conductivity type in the well, the conductive gate extending over a channel region defined in the well between a first edge of the source region and a first edge of the RESURF region; and
forming a drain region of the second conductivity type in the semiconductor layer adjacent a second edge of the RESURF region.
It is an advantage of the invention that the RESURF region is self-aligned to the LOCOS field oxide region. This feature produces a stable breakdown voltage, BVdss, thus enhancing device performance, by eliminating degradation associated with geometric misalignment and process tolerance variation. Further, the RESURF LDMOS transistor of the present invention is fabricated using standard P well and standard source/drain diffusions formed in a P epitaxial layer on a P substrate and is therefore compatible with conventional linear BiCMOS processes and may be formed on an integrated circuit having a wide variety of other linear BiCMOS process compatible devices.
REFERENCES:
patent: 4890142 (1989-12-01), Tonnel et al.
patent: 4961101 (1990-10-01), Yeh et al.
patent: 4990982 (1991-02-01), Omoto et al.
patent: 5055896 (1991-10-01), Williams et al.
patent: 5306652 (1994-04-01), Kwon et al.
patent: 5322804 (1994-06-01), Beasom
patent: 5346835 (1994-09-01), Malhi et al.
patent: 5406110 (1995-04-01), Kwon et al.
patent: 5422508 (1995-06-01), Yilmaz et al.
patent: 5428241 (1995-06-01), Terashima
patent: 5510275 (1996-04-01), Malhi
patent: 5510643 (1996-04-01), Kariyama
patent: 5578514 (1996-11-01), Kwon et al.
patent: 5585660 (1996-12-01), Mei
patent: 5627394 (1997-05-01), Chang et al.
patent: 5631177 (1997-05-01), Zambrano
patent: 5728594 (1998-03-01), Efland et al.
patent: 6063674 (2000-05-01), Yang et al.
patent: 0676799 (1995-11-01), None
Tsai et al, “16-60V rated LDMOS show advanced performance in a 0.72 micron evolution BiMOS power technology,” IEEE IEDM pp. 367-370 (1997).*
Efland, et al., “Self-Aligned RESURF To LOCOS Region LDMOS Characterization shows Excellent Rspvs BV Performance”, IEEE 1996 May 20, 1996, pp. 147-150, XP 000598417.
Efland, et al., “An Optimized RESURF LDMOS Power Device Module Compatible with Advanced Logic Processes”, 1992 IEEE IEDM 92/237-92/240.
Efland Taylor R.
Mosher Dan M.
Garner Jacqueline J.
Niebling John F.
Pompey Ron
LandOfFree
LDMOS device with self-aligned RESURF region and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with LDMOS device with self-aligned RESURF region and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and LDMOS device with self-aligned RESURF region and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3068693