Layout method for semiconductor memory device obtaining high ban

Details Layout method for semiconductor memory device obtaining high ban Layout method for semiconductor memory device obtaining high ban

1995-12-29

1998-07-21

Tsai, Jey

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

438129, H01L 23528

Patent

active

057834806

ABSTRACT:
A semiconductor memory device architecture and method thereof obtains a high data bandwidth by forming multiple input/output lines. A unit array has a plurality of reference blocks formed in a length direction of the device, each reference block storing a plurality of memory cells. A sub array has a plurality of unit arrays formed in a longitudinal direction perpendicular to the length direction. A word line selects memory cells from within the reference blocks, the word line extending in the length direction. A pair of bit lines and a pair of data input/output lines extend in the longitudinal direction. The pair of data input/output lines are correspondingly connected to 2.sup.n (n=1,2, . . . ) pairs of bit lines. A read select signal line selects a pair of bit lines from among 2.sup.n pairs of bit lines connected to one pair of data input/output lines in response to an input of a column address during a read operation. A write select signal line selects a pair of bit lines from among 2.sup.n pairs of bit lines connected to one pair of data input/output lines in response to an input of a column address during a write operation. A column gate connects the pair of bit lines to the pair of data input/output lines. A column select line extends in the longitudinal direction and controls the column gate, and a pair of main data input/output lines are connected correspondingly through a multiplexer to a plurality of data input/output lines.

REFERENCES:
patent: 5021998 (1991-06-01), Suzuki
patent: 5291432 (1994-03-01), Furutani
patent: 5293559 (1994-03-01), Kim
patent: 5321646 (1994-06-01), Tomishima
patent: 5361223 (1994-11-01), Inoue et al.
patent: 5418737 (1995-05-01), Tran
patent: 5426615 (1995-06-01), Tomishima
patent: 5629895 (1997-05-01), Dosaka et al.

Affiliated with

Also associated with

Rating

Layout method for semiconductor memory device obtaining high ban does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout method for semiconductor memory device obtaining high ban, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout method for semiconductor memory device obtaining high ban will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1646586