Layout data saving method, layout data converting device and...

Details Layout data saving method, layout data converting device and... Layout data saving method, layout data converting device and...

2007-05-01

2007-05-01

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

11196393

ABSTRACT:
There are saved layout data which have parent cell information indicative of higher order cell data to directly refer to low order cell data (or basic element data), thereby defining a reverse hierarchical structure. More specifically, both of basic element data (figD1and figD2) have cell data (cell2) as the parent cell information, all of basic element data (figD3to figD5) have cell data (cell3) as the parent cell information, the cell data (cell3) have two identical cell data (cell2and cell2) as the parent cell information, and the cell data (cell2) have three identical cell data (cell3, cell3and cell3) as the parent cell information.

REFERENCES:
patent: 5481473 (1996-01-01), Kim et al.
patent: 5604680 (1997-02-01), Bamji et al.
patent: 5805860 (1998-09-01), Parham
patent: 6560768 (2003-05-01), Inanami et al.
patent: 6718520 (2004-04-01), Merryman et al.
patent: 6799307 (2004-09-01), Lipton et al.
patent: 6842888 (2005-01-01), Roberts

Affiliated with

Also associated with

Rating

Layout data saving method, layout data converting device and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout data saving method, layout data converting device and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout data saving method, layout data converting device and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3746908