Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-12-06
2004-09-21
Chaudhari, Chandra (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S311000, C438S316000
Reexamination Certificate
active
06794237
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention is in the field of semiconductor integrated circuits, and is more specifically directed to the low-cost fabrication of heterojunction bipolar silicon-on-insulator (SOI) integrated circuits.
As is well known in the art, the emitter injection efficiency, or simply emitter efficiency, of a bipolar transistor is a significant factor in the switching speed of the device. Emitter efficiency is generally defined as the ratio of electron current to hole current across the forward-biased emitter-base junction. In general, for “homojunction” transistors, which are transistors formed of a single material, the emitter injection efficiency is effectively proportional to the ratio of dopant concentration in the emitter region to the dopant concentration in the base region. However, this ratio is limited by such other factors as junction breakdown voltage, and the requirements for high Early voltages.
A method of improving this injection efficiency is to replace the conventional emitter-base homojunction with a heterojunction, in which the emitter material is different from that of the base. In conventional heterojunction devices, this difference has the effect of reducing the energy barrier to carriers that are injected from the emitter into the base region, thus improving emitter efficiency. In addition, conventional heterojunction devices are constructed so that a built-in electric field is present in the base region. This built-in field assists in carrier transport across the base region from the emitter to the collector, reducing the cutoff frequency f
T
of the device and improving the switching performance of the device. Examples of materials used in conventional heterojunction devices include gallium arsenide, gallium-aluminum arsenide, indium-phosphorous, other periodic group III-V material pairs, and these materials combined with silicon (e.g., silicon-gallium-arsenide).
Another conventional heterojunction bipolar transistor is formed in silicon, with an emitter is formed of silicon and a base is formed of a silicon-germanium alloy. Because the silicon-germanium structure has a narrower band gap than silicon, this heterojunction device has improved carrier injection efficiency from the emitter into the base, resulting in higher current gain. The high-frequency characteristics of the heterojunction device can be improved by grading the germanium profile in the silicon-germanium base, providing a built-in electric field that sweeps minority carriers through the base to the collector. It has been observed that silicon-germanium devices can provide comparable performance as GaAs in devices such as power amplifiers, at the added benefit of a substantial reduction in manufacturing cost.
However, conventional manufacturing processes for forming heterojunction devices of reasonable performance are very costly. For example, molecular beam epitaxy is generally used for many materials, such as gallium arsenide and the like. In the case of silicon-germanium heterojunction devices, the silicon-germanium films are formed by epitaxial growth from an underlying silicon layer. Such epitaxy is quite difficult and costly, especially considering the differences in lattice constant between silicon and germanium. Detrimental effects of this lattice mismatch between the silicon-germanium and the silicon substrate is also often present in these conventional methods, include high leakage current and low breakdown, especially as the germanium content in the silicon-germanium increases and the critical thickness decreases.
By way of further background, silicon-on-insulator (SOI) technology has also proven to be advantageous for high performance transistors. As is well-known in the art, SOI devices are formed in a relatively thin layer of single-crystal silicon overlying an insulating layer, such as silicon dioxide. The presence of the insulating layer largely eliminates the presence of junction capacitance, most importantly for transistor collectors, in the bipolar context. In conventional bulk devices, significant capacitance is present at the reverse-biased p-n junction between the transistor collector and the underlying substrate. In contrast, there is no p-n junction surrounding the collector in an SOI device; rather, the collector region interfaces with the underlying insulator film. Because the underlying insulator is relatively thick, little parasitic capacitance is presented to the device collector, and the switching speed of the SOI transistor is improved accordingly.
By way of further background, U.S. Pat. No. 5,583,059 describes a heterojunction transistor formed on in an SOI structure. According to this approach, the emitter and silicon-germanium base are arranged in vertical fashion, in connection with an extremely thin lateral collector. According to this reference, the silicon-germanium base is grown by epitaxy.
BRIEF SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a low-cost method of fabricating a heterojunction transistor in a silicon-on-insulator structure.
It is a further object of this present invention to provide a lateral heterojunction bipolar transistor in a silicon-on-insulator structure.
It is a further object of this invention to provide such a method and transistor in which the device can be formed into a very thin silicon film overlying the insulator layer.
It is a further object of this invention to provide such a method that utilizes relatively few photolithography operations.
It is a further object of this invention to provide such a method that is compatible with the formation of metal-oxide-semiconductor transistors in the same silicon-on-insulator structure.
Other objects and advantages of the present invention will be apparent to those of ordinary skill in the art having reference to the following specification together with its drawings.
The present invention may be implemented in a heterojunction bipolar transistor, and a method of forming the same, on a silicon-on-insulator film, in which germanium and carbon are implanted into the silicon film under a sidewall base contact. The implant forms a heterojunction base region that is laterally disposed between emitter and collector regions. The sidewall base contact connects the underlying silicon film to an overlying polysilicon electrode, which provides an external base transistor terminal for the device.
REFERENCES:
patent: 5523602 (1996-06-01), Horiuchi et al.
patent: 5583059 (1996-12-01), Burghartz
patent: 5728613 (1998-03-01), Hsu et al.
patent: 6291303 (2001-09-01), Tung
patent: 6340612 (2002-01-01), Noble et al.
Vasudev ,et al, “Advanced Materials for Low Power Electronics”,Solid State Electronics, vol. 39, No. 4, (1996), pp. 489-497.
Huang, et al, “TFSOI BiCMOS Technology for Low Power Applications”,IEDM Technical Digest, (1993), pp. 449-452.
Hwang, et al, “Design and Manufacturing Considerations of a 0.5 um CMOS Technology on TFSOI”,IEEE International SOI Conference Proceedings, (1993), pp. 128-129.
El-Kareh, et al, “Silicon On Onsulator-An Emerging High-Leverage Technology”,IEEE Trans. Components, Packaging&Manufacturing Technology-Part A, vol. 18, No. 1, (1995), pp. 187-194.
Huang, et al, “TFSOI Complementary BiCMOS Technology for Low Power Applications”,IEEE Transactions on Electron Devices, vol. 42, No. 3, (Mar., 1995), pp. 506-512.
Shahidi ,et al, “A Novel High-Performance Lateral Bipolar on SOI”,IEDM(IEEE, 1991), pp. 663-666.
Dekker, et al, “An ultra Low Power Lateral Bipolar Polysilicon Emitter Technology on SOI”,IEDM Technical Digest, (IEEE, 1993), pp. 75-78.
Dekker, et al, “An Ultra Low-Power RF Bipolar Technology on Glass”,IEDM Technical Digest, (1997), pp. 921-923.
Chen, et al, “A Low Thermal Budget, Fully Self-Aligned Lateral BJT on Thin Film SOI Substrate for Low Power BiCMOS Applications”,Symposium VLSI Tech. Dig., (1995), pp. 133-134.
Kawanaka, et al, “3-D Simulation Analysis of High Performance SOI Lateral BJT for RF Applications”,Proceedings of IEEE International SOI Conference, (Oct. 1998), pp. 29-30.
Shino, et a
Babcock Jeffrey A.
Howard Gregory E.
Pinto Angelo
Brady III Wade James
Chaudhari Chandra
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
Tung Yingsheng
LandOfFree
Lateral heterojunction bipolar transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Lateral heterojunction bipolar transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lateral heterojunction bipolar transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3272174