Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-09-29
1998-10-13
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
148DIG126, H01L 218236
Patent
active
058211446
ABSTRACT:
An IGFET device (lateral DMOS transistor) with reduced cell dimensions which is especially suitable for RF and microwave applications, includes a semiconductor substrate having an epitaxial layer with a device formed in a surface of the epitaxial layer. A sinker contact is provided from the surface to the epitaxial layer to the substrate for use in grounding the source region to the grounded substrate. The sinker contact is aligned with the source region and spaced from the width of the channel region whereby lateral diffusion in forming the sinker contact does not adversely affect the pitch of the cell structure. The reduced pitch increases output power and reduces parasitic capacitance whereby the device is well-suited for low side switches and as an RF/microwave power transistor.
REFERENCES:
patent: 4738936 (1988-04-01), Rice
patent: 5485027 (1996-01-01), Williams et al.
patent: 5556796 (1996-09-01), Garnett et al.
patent: 5559044 (1996-09-01), Williams et al.
patent: 5583061 (1996-12-01), Williams et al.
patent: 5591655 (1997-01-01), Blanchard
patent: 5618743 (1997-04-01), Williams et al.
patent: 5643820 (1997-07-01), Williams et al.
patent: 5688725 (1997-11-01), Darwish et al.
Patent Abstracts of Japan, vol. 010, No. 379 (E-465), 18 Dec. 1986 & JP 61 172371 A (Matsushita Electric Ind Co Ltd), 4 Aug. 1986, see abstract; figures.
Ishiwaka O et al; "A 2.45 GHz power Ld-MOFSET with reduced source inductance by V-groove connections", International Electron Devices Meeting. Technical Digest (Cat. No. 85CH2252-5), Washington, DC, USA, 1-4 Dec. 1985, New York, NY, USA, IEEE, USA, pp. (S) 166-169 XP002045942.
Patent Abstracts of Japan, vol. 015, No. 470 (E-1139), 28 Nov. 1991 & JP 03 203377 A (NEC Corp), 5 Sep. 1991. see abstract.
Patent Abstracts of Japan, vol. 018, No. 461 (E-1597), 26 Aug. 1994 & JP 06 151846 A (Toshiba Corp), 31 May 1994. see abstract.
Efland T: "Lateral DMOS Structure Development for Advanced Power Technologies" 1 Mar. 1994, Texas Instruments Technical Journal, vol. 11, NR. 2, pp. (S) 10-24 XP000570018. See figure 2B.
DE 38 16 002 A (Int Rectifier Corp) 8 Dec. 1988 see column 10, line 57 --line 63; figure 6.
Patent Abstracts of Japan, vol. 009, No. 298 (E-361), 26 Nov. 1985 & JP 60 136377 A (Hitachi Seisakusho KK), 19 Jul. 1985, see abstrac.
D'Anna Pablo E.
Hebert Francois
Lebentritt Michael S.
Niebling John
Spectrian, Inc.
Woodward Henry K.
LandOfFree
Lateral DMOS transistor for RF/microwave applications does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Lateral DMOS transistor for RF/microwave applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lateral DMOS transistor for RF/microwave applications will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-312841