Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1991-02-04
1993-08-24
Mottola, Steven
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365190, G11C 700
Patent
active
052395065
ABSTRACT:
A latch and driver circuit is disclosed for use in reading out data from a random access memory cell. The invention, which may be implemented in BICMOS technology, accomplishes high-speed asynchronous latching, level translation and output driving operations. The invention includes a latch and at least one output driver coupled in parallel to a latch driver.
REFERENCES:
patent: 4616342 (1986-10-01), Miyamoto
patent: 4817054 (1989-03-01), Banerjee et al.
patent: 4928265 (1990-05-01), Higuchi et al.
Dachtera William R.
Ritchie Leonard C.
Tuminaro Arthur D.
International Business Machines - Corporation
Mottola Steven
Peterson Jr. Charles W.
Ross Otho B.
LandOfFree
Latch and data out driver for memory arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Latch and data out driver for memory arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latch and data out driver for memory arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-834250