Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2006-05-02
2006-05-02
Hollington, Jermela (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S750010, C324S754120, C382S145000
Reexamination Certificate
active
07038474
ABSTRACT:
A technique is described for performing critical parameter analysis (CPA) of a semiconductor device (DUT) by combining the capabilities of conventional automated test equipment (ATE) with a focused optical beam scanning device such as a laser scanning microscope (LSM). The DUT is provided with a fixture such that it can be simultaneously scanned by the LSM or a similar device and exercised by the ATE. The ATE is used to determine pass/fail boundaries of operation of the DUT. Repeatable pass/fail limits (for timing, levels, etc.) are determined utilizing standard test patterns and methodologies. The ATE vector pattern(s) can then be programmed to “loop” the test under a known passing or failing state. When light energy from the LSM scanning beam sufficiently disturbs the DUT to produce a transition (i.e., to push the device outside of its critical parameter limits), this transition is indicated on the displayed image of the DUT, indicating to the user which elements of the DUT were implicated in the transition.
REFERENCES:
patent: 3295105 (1966-12-01), Gray et al.
patent: 4564801 (1986-01-01), Kirby
patent: 5298797 (1994-03-01), Redl
patent: 5430305 (1995-07-01), Cole, Jr. et al.
patent: 5952837 (1999-09-01), Koyama
patent: 6078183 (2000-06-01), Cole, Jr.
patent: 6462814 (2002-10-01), Lo
patent: 6566897 (2003-05-01), Lo et al.
patent: 6580281 (2003-06-01), Falk
patent: 6727593 (2004-04-01), Toyoda et al.
patent: 2005/0006602 (2005-01-01), Perdu et al.
McGinnis Patrick J.
Sylvestri John D.
Hollington Jermela
Jaklitsch Lisa U.
Nguyen Jimmy
LandOfFree
Laser-induced critical parameter analysis of CMOS devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Laser-induced critical parameter analysis of CMOS devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Laser-induced critical parameter analysis of CMOS devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3648820