Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-05-14
2010-06-29
Ellis, Kevin L (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S724000
Reexamination Certificate
active
07747916
ABSTRACT:
Implementations are presented herein that relate to improved Joint Test Action Group (JTAG) compatible devices.
REFERENCES:
patent: 5521556 (1996-05-01), O'Shaughnessy et al.
patent: 6020760 (2000-02-01), Sample et al.
patent: 6381717 (2002-04-01), Bhattacharya
patent: 7345502 (2008-03-01), Lakkapragada et al.
patent: 2004/0264223 (2004-12-01), Pihlstrom et al.
patent: 2005/0160337 (2005-07-01), Whetsel
patent: 2006/0156112 (2006-07-01), Whetsel
patent: 60110514 (2006-01-01), None
patent: 102004043063 (2006-03-01), None
Tietze et al, “Halbleiter-Schaltungstechnik” 8th revised edition, Springer-Verlag 1986, Berlin, 1986, pp. 222-224.
“IEEE Standard Test Access Port and Boundary-Scan Architecture”, Test Technology Standards Committee of the IEEE Computer Society, IEEE Std 1149.1—Feb. 15, 1990 (includes Std 1149.1a—Jun. 17, 1993), The Institute of Electrical and Electronics Engineers, Inc., Copy right 1993, pp. 1-1 to 1-5, 3-1 to 3-9, 4-1 to 4-3, 5-1 to 5-16, and 8-1 to 8-3.
Ellis Kevin L
Gandhi Dipakkumar
Infineon - Technologies AG
Lee & Hayes PLLC
LandOfFree
JTAG interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with JTAG interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and JTAG interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4240979