Jitter suppressing delay locked loop circuits and related...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S159000, C327S161000

Reexamination Certificate

active

10925522

ABSTRACT:
Delay locked loop circuits are provided that include a delay locked loop that generates a delay locked loop output signal and a jitter suppressor. The jitter suppressor may comprise a delay circuit that receives the delay locked loop output signal and generates one or more delayed versions of the delay locked loop output signal and a phase interpolator that receives the delay locked loop output signal and the one or more delayed versions of the delay locked loop output signal. In certain embodiments of the present invention, the delay circuit may comprise a plurality of serially connected delay cells. Each of these delay cells may delay signals input thereto for at time equal to one clock period of an external clock signal that is input to the delay locked loop.

REFERENCES:
patent: 4809209 (1989-02-01), White
patent: 5554945 (1996-09-01), Lee et al.
patent: 5717619 (1998-02-01), Spurbeck et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6677793 (2004-01-01), Chan et al.
patent: 6794912 (2004-09-01), Hirata et al.
patent: 6854002 (2005-02-01), Conway et al.
patent: 2005/0052211 (2005-03-01), Jung et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Jitter suppressing delay locked loop circuits and related... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Jitter suppressing delay locked loop circuits and related..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jitter suppressing delay locked loop circuits and related... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3772016

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.