Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-08-23
2005-08-23
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S270000, C438S589000
Reexamination Certificate
active
06933196
ABSTRACT:
A device isolation structure and method for a semiconductor device according to the present invention includes forming first and second trenches by etching predetermined regions of a semiconductor substrate, forming a buried insulating film in the trenches, filling in the trenches by depositing single crystal silicon film on the buried insulating film by a silicon epitaxy method, and forming a field insulating film on portions of the semiconductor substrate between the first and second trenches. The field oxide film isolating the single crystal silicon layers fills the adjacent trenches, thus isolating semiconductor devices, such as a high voltage device and a low voltage device, to be fabricated in the single crystal silicon layers.
REFERENCES:
patent: 5327006 (1994-07-01), Beasom
patent: 5420458 (1995-05-01), Shimoji
patent: 5512777 (1996-04-01), Endo
patent: 5554870 (1996-09-01), Fitch et al.
patent: 5894164 (1999-04-01), Funaki et al.
patent: 5895951 (1999-04-01), So et al.
patent: 6025237 (2000-02-01), Choi
patent: 6078090 (2000-06-01), Williams et al.
patent: 6087222 (2000-07-01), Jung Lin et al.
patent: 6130458 (2000-10-01), Takagi et al.
patent: 6133077 (2000-10-01), Randazzo
patent: 6143594 (2000-11-01), Tsao et al.
patent: 6146970 (2000-11-01), Witek et al.
patent: 6214675 (2001-04-01), Cochran et al.
patent: 6362025 (2002-03-01), Patti et al.
Fleshner & Kim LLP
Hyundai Electronics Industries Co,. Ltd.
Perkins Pamela E
Zarabian Amir
LandOfFree
Isolation structure and method for semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Isolation structure and method for semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Isolation structure and method for semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3503504