Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1998-01-09
2000-09-26
Nguyen, Hoa T.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
714744, G01R 3128
Patent
active
061254657
ABSTRACT:
A method of LBIST testing of an entire chip (i.e. all logic and arrays are getting system clocks) enables finding intermittent fault in an area, such as the L1 cache. Latches such as GPTR latches can be set such that the L1 cache will no longer receive system clocks during LBIST testing. Logic causing an intermittent failure will no longer receive system clocks and hence will no longer cause intermittent LBIST signatures. LBIST testing can proceed on looking for the next failure, if one existed, or proving that the remaining logic contains no faults. Generally, a chip, has a basic clock distribution and control system that the chip is divided into a number (N) of functional units with each unit receiving system clocks from its own clock control macro. Each clock control macro receives an oscillator signal and a bit from the GPTR (General Purpose Test Register). All the functional units contain latches that are connected into one scan chain.
REFERENCES:
patent: 4813005 (1989-03-01), Redig et al.
patent: 5347523 (1994-09-01), Khatri et al.
patent: 5422915 (1995-06-01), Byers et al.
patent: 5481671 (1996-01-01), Fijisaki
patent: 5553236 (1996-09-01), Revilla et al.
patent: 5673273 (1997-09-01), Almy
patent: 5783960 (1998-07-01), Lackey
Huott William V.
Koprowski Timothy J.
McNamara Timothy G.
Augspurger Lynn L.
International Business Machines - Corporation
Nguyen Hoa T.
LandOfFree
Isolation/removal of faults during LBIST testing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Isolation/removal of faults during LBIST testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Isolation/removal of faults during LBIST testing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2109394