Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-01-26
2008-03-18
Luu, Chuong A. (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S435000, C438S637000, C438S424000
Reexamination Certificate
active
07344942
ABSTRACT:
A hard mask layer is formed and patterned overlying a semiconductor substrate of a semiconductor device. The patterned hard mask layer exposes two or more areas of the substrate for future isolation regions of the semiconductor device. Portions of the substrate are removed in the areas for future isolation regions, thereby forming two or more trenches. A second mask layer is formed overlying a first portion of the hard mask layer and at least one first trench, and a second portion of the hard mask layer and at least one second trench are left uncovered. Additional substrate material is removed from the at least one second trench so that the at least one second trench is deeper than the at least one first trench. The hard mask layer and the second mask are removed substantially concurrently.
REFERENCES:
patent: 6596608 (2003-07-01), Saito
patent: 6624022 (2003-09-01), Hurley et al.
patent: 6849518 (2005-02-01), Parat et al.
patent: 2004/0092115 (2004-05-01), Hsieh et al.
Leffert Jay & Polglaze P.A.
Luu Chuong A.
Micro)n Technology, Inc.
LandOfFree
Isolation regions for semiconductor devices and their formation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Isolation regions for semiconductor devices and their formation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Isolation regions for semiconductor devices and their formation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3978666