Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-05-31
2005-05-31
Lebentritt, Michael (Department: 2824)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S217000, C438S451000, C438S473000, C438S528000
Reexamination Certificate
active
06900091
ABSTRACT:
An structure for electrically isolating a semiconductor device is formed by implanting dopant into a semiconductor substrate that does not include an epitaxial layer. Following the implant the structure is exposed to a very limited thermal budget so that dopant does not diffuse significantly. As a result, the dimensions of the isolation structure are limited and defined, thereby allowing a higher packing density than obtainable using conventional processes which include the growth of an epitaxial layer and diffusion of the dopants. In one group of embodiments, the isolation structure includes a deep layer and a sidewall which together form a cup-shaped structure surrounding an enclosed region in which the isolated semiconductor device may be formed. The sidewalls may be formed by a series of pulsed implants at different energies, thereby creating a stack of overlapping implanted regions.
REFERENCES:
patent: 5055417 (1991-10-01), Akcasu
patent: 5478759 (1995-12-01), Mametani et al.
patent: 5478761 (1995-12-01), Komori et al.
patent: 5569620 (1996-10-01), Linn et al.
patent: 5573963 (1996-11-01), Sung
patent: 5698458 (1997-12-01), Hsue et al.
patent: 5798295 (1998-08-01), Hoover et al.
patent: 5811334 (1998-09-01), Buller et al.
patent: 5817546 (1998-10-01), Ferla et al.
patent: 5898007 (1999-04-01), Lee
patent: 5966599 (1999-10-01), Walker et al.
patent: 6017787 (2000-01-01), Chittipeddi et al.
patent: 6054374 (2000-04-01), Gardner et al.
patent: 6096625 (2000-08-01), Daniel et al.
patent: 6251757 (2001-06-01), Yu
patent: 6365447 (2002-04-01), H'ebert et al.
patent: 6391700 (2002-05-01), Tsay
patent: 6391754 (2002-05-01), Paranjpe
patent: 6476457 (2002-11-01), Oh
patent: 6501131 (2002-12-01), Divakaruni et al.
patent: 6586297 (2003-07-01), U'Ren et al.
patent: 6630699 (2003-10-01), Wylie
Chan Wai Tien
Cornell Michael E.
Williams Richard K.
Advanced Analogic Technologies, Inc.
Lebentritt Michael
Silicon Valley Patent & Group LLP
LandOfFree
Isolated complementary MOS devices in epi-less substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Isolated complementary MOS devices in epi-less substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Isolated complementary MOS devices in epi-less substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3433129