Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-08-22
2004-08-03
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S770000, C438S771000, C438S773000, C438S774000, C438S788000, C438S766000
Reexamination Certificate
active
06770538
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates generally to the field of integrated circuit design and fabrication. Specifically, the invention relates to ion-assisted oxidation methods and the structures formed thereby.
Silicon oxide is used in integrated circuit (IC) and semiconductor fabrication, especially metal-oxide-semiconductor (MOS) fabrication, due to its excellent dielectric properties for insulation and field enhancement. See, for example, U.S. Pat. Nos. 4,776,925 and 5,521,126, the disclosures of which are incorporated herein by reference. Silicon oxide, both doped and undoped, is especially useful for fabrication of transistors. A transistor is typically fabricated by growing a gate structure containing a gate dielectric and a gate conductor on the surface of a silicon substrate, followed by forming source and drain regions in portions of the substrate flanking the gate structure. Unfortunately, the gate dielectric will be etched partially during the dry etch of the gate conductor. A thinner gate dielectric along the gate conductor edge will degrade the gate dielectric intensity and increase the gate-induced drain leakage. In order to eliminate these problems, the gate dielectric needs to be re-grown.
A high-temperature (greater than about 700° C.) oxidation is often used in the IC industry to re-grow the gate dielectric. High-temperature oxidation, however, can cause problems such as changes in impurity profiles, non-uniform oxide thicknesses along the side wall of the gate conductor, and defect formation in the underlying substrate. When certain metals-such as tungsten-are used as the gate conductor, a high temperature oxidation process can form materials-such as tungsten oxide-that are volatile and can cause product yield loss.
Different oxidation techniques, such as plasma oxidation and anodization, have been proposed to reduce the temperature necessary to re-grow gate dielectrics. Most of these low-temperature techniques, however, fail to produce the high-quality gate dielectric necessary to maintain good gate dielectric integrity and low leakage.
SUMMARY OF THE INVENTION
The present invention provides methods of oxidization using vertical ion bombardment in an oxidant-containing atmosphere. Specifically, the present invention forms an oxide layer on source and drain regions of a substrate by re-oxidizing an oxide layer previously formed thereon. The re-oxidation is performed by vertically bombarding the previously-formed oxide layer with inert ions in an atmosphere containing at least one oxidant.
The present invention includes an oxidation method which provides an oxide layer on a substrate and then re-oxidizes the oxide layer by vertical ion bombardment in an atmosphere containing at least one oxidant. The oxide layer may be provided over diffusion regions, such as source and drain regions, in a substrate. The oxide layer may also flank a gate structure provided on the substrate. The at least one oxidant may be oxygen, water, ozone, hydrogen peroxide, or a mixture thereof. The atmosphere may also contain hydrogen. The ion bombardment may use krypton (Kr), helium (He), or argon (Ar) ions, at a temperature ranging from about 25° C. to about 700° C., at an energy ranging from about 100 to about 300 ev, and for a time ranging from about 5 minutes to about 500 minutes.
The present invention permits a high-quality thin oxide layer to be formed at relatively low temperatures when compared with conventional techniques. Low-temperature oxidation leads to fewer thermal stresses, fewer crystal defects, less wafer warpage, and reduction of oxidation-enhanced diffusion. The present invention also allows less oxidation of the sidewalls of conductive layers in transistor gate structures to occur during oxidation. The present invention also facilitates fabrication of a transistor exhibiting lower amounts of current leakage to source and drain regions during operation.
REFERENCES:
patent: 3849276 (1974-11-01), Greiner
patent: 3943542 (1976-03-01), Ho et al.
patent: 4351712 (1982-09-01), Cuomo et al.
patent: 4652463 (1987-03-01), Peters
patent: 4776925 (1988-10-01), Fossum et al.
patent: 4784975 (1988-11-01), Hofmann et al.
patent: 4864375 (1989-09-01), Teng et al.
patent: 4902647 (1990-02-01), Chutjian et al.
patent: 4945867 (1990-08-01), Hosaka
patent: 4997746 (1991-03-01), Greco et al.
patent: 5146291 (1992-09-01), Watabe et al.
patent: 5183775 (1993-02-01), Levy
patent: 5210056 (1993-05-01), Pong et al.
patent: 5219773 (1993-06-01), Dunn
patent: 5279978 (1994-01-01), See et al.
patent: 5344793 (1994-09-01), Zeininger et al.
patent: 5349467 (1994-09-01), Sulzbach et al.
patent: 5382820 (1995-01-01), Yang et al.
patent: 5387546 (1995-02-01), Maeda et al.
patent: 5427962 (1995-06-01), Sasaki et al.
patent: 5436481 (1995-07-01), Egawa et al.
patent: 5508368 (1996-04-01), Knapp et al.
patent: 5521126 (1996-05-01), Okamura et al.
patent: 5527718 (1996-06-01), Seita et al.
patent: 5536679 (1996-07-01), Park
patent: 5702849 (1997-12-01), Sakata et al.
patent: 5723896 (1998-03-01), Yee et al.
patent: 5759900 (1998-06-01), Suh
patent: 5811326 (1998-09-01), Yamamoto
patent: 5836772 (1998-11-01), Chang et al.
patent: 5847427 (1998-12-01), Hagiwara
patent: 5885877 (1999-03-01), Gardner et al.
patent: 5915190 (1999-06-01), Pirkle
patent: 5930617 (1999-07-01), Wu
patent: 5965926 (1999-10-01), Schwalke
patent: 6010936 (2000-01-01), Son
patent: 6022794 (2000-02-01), Hsu
patent: 6037639 (2000-03-01), Ahmad
patent: 6097062 (2000-08-01), Gardner et al.
patent: 6097069 (2000-08-01), Brown et al.
patent: 6110278 (2000-08-01), Saxena
patent: 6110794 (2000-08-01), Liu
patent: 6124216 (2000-09-01), Ko et al.
patent: 6127248 (2000-10-01), Kim
patent: 6198142 (2001-03-01), Chau et al.
patent: 6221743 (2001-04-01), Fujikawa et al.
patent: 6306712 (2001-10-01), Rodder et al.
patent: 6355580 (2002-03-01), Li et al.
patent: 6559027 (2003-05-01), Ishitsuka et al.
patent: 6566703 (2003-05-01), Liang et al.
patent: 2002/0158285 (2002-10-01), Clementi et al.
P. Osiceanu et al., “An ESCA Study on Ion Beam Included Oxidation of Si”, 1995 IEEE, pps. 159-162.
Watanabe, Jinzo, et al., “Ultra Low-Temperature Growth of High-Integrity Thin Gate Oxide Films by Low-Energy Ion-Assisted Oxidation,” Jpn. J. Appl. Phys., vol. 34 (Feb. 1995), pp. 900-902.
Li Li
Pan Pai-Hung
Micro)n Technology, Inc.
Soward Ida M.
TraskBritt
Zarabian Amir
LandOfFree
Ion-assisted oxidation methods and the resulting structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ion-assisted oxidation methods and the resulting structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ion-assisted oxidation methods and the resulting structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3362139