Interval matching circuit for classification

Details Interval matching circuit for classification Interval matching circuit for classification

2006-07-11

2006-07-11

Vital, Pierre (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S167000

Reexamination Certificate

active

07076615

ABSTRACT:
An efficient interval matching circuit configured with an input search-key terminal and an output terminal. The circuit generates a value on the output terminal that uniquely identifies all the intervals matching the input search-key. The circuit's memories are configured using a sub-sampling of interval edges. Interval matching takes place using cascaded matching stages, each with higher precision, until the matching intervals are resolved. Such resolution is independent of the particular search-key presented and of the set of intervals configured.

REFERENCES:
patent: 5654911 (1997-08-01), Schwarz et al.
patent: 5944778 (1999-08-01), Takeuchi et al.
patent: 6216207 (2001-04-01), Miller et al.
patent: 6356902 (2002-03-01), Tan et al.
patent: 6560587 (2003-05-01), Early
patent: 2002/0004710 (2002-01-01), Murao
patent: 2003/0004938 (2003-01-01), Lawder
patent: 2004/0111392 (2004-06-01), Indeck et al.
patent: 2004/0170171 (2004-09-01), Kanekar et al.
patent: 2004/0221311 (2004-11-01), Dow et al.

Affiliated with

Also associated with

Rating

Interval matching circuit for classification does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interval matching circuit for classification, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interval matching circuit for classification will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3580639