Electrical computers and digital data processing systems: input/ – Input/output data processing – Concurrent input/output processing and data transfer
Patent
1998-01-26
2000-12-05
Lee, Thomas C.
Electrical computers and digital data processing systems: input/
Input/output data processing
Concurrent input/output processing and data transfer
710 1, 710 4, 710 5, 710 11, 710 21, 710 72, 364260, G06F 300, G06F 1312, G06F 1338, H04L 1216, H04Q 1100
Patent
active
061579688
ABSTRACT:
A computer system (100) comprises a processor (110), a memory (300), an interface (101) and peripheral devices (120-1, 120-2, 120-3). The interface has a pointer generator (160), a port (150), a decoder (170), and a parameter register (180). The port (150) transmits data words D(k) (380-k) from the memory (300) to the peripheral devices (120-1, 120-2, 120-3) or vice versa. Communication parameters are stored as parameter sets {P.sub.m } in parameter fields (185-m) of the parameter register (180). The decoder (170) selects a parameter set {P.sub.i } using from control words C(k) stored in the memory (300). Data queues can simultaneously be transmitted to two or more peripheral devices (120-1, 120-2, 120-3).
REFERENCES:
patent: 4601586 (1986-07-01), Bahr et al.
patent: 4816996 (1989-03-01), Hill et al.
patent: 4942540 (1990-07-01), Black et al.
patent: 4958277 (1990-09-01), Hill et al.
patent: 4975828 (1990-12-01), Wishneusky et al.
patent: 5283872 (1994-02-01), Ohnishi
patent: 5301275 (1994-04-01), Vanbuskirk et al.
patent: 5307463 (1994-04-01), Hyatt et al.
patent: 5379298 (1995-01-01), Saiki et al.
patent: 5414815 (1995-05-01), Schwede
patent: 5497501 (1996-03-01), Kohzono et al.
patent: 5539914 (1996-07-01), Fry et al.
patent: 5544329 (1996-08-01), Engel et al.
patent: 5613138 (1997-03-01), Kishi et al.
patent: 5717949 (1998-02-01), Ito
patent: 5805922 (1998-09-01), Sim et al.
patent: 5890014 (1999-03-01), Long
patent: 5901070 (1999-05-01), Trainor
patent: 5951654 (1999-09-01), Avsan et al.
patent: 5995016 (1999-11-01), Perino
Hardware Adapter Configuration--IBM Technical Disclosure Bulletin vol. 31, No. 12, May 1989, p. 344.
"Queued Serial Module (QSM) Reference Manual" by Motorola, Inc. 1991, order No. QSMRM/AD.
Baruch Ezra
Gold Yaron
Moyer William C.
Wanchoo Sanjay
Lee Thomas C.
Motorola Inc.
Nguyen Tanh
LandOfFree
Interface with selector receiving control words comprising devic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interface with selector receiving control words comprising devic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface with selector receiving control words comprising devic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-970645