Interconnection architecture for multilayer circuits

Details Interconnection architecture for multilayer circuits Interconnection architecture for multilayer circuits

2011-07-19

2011-07-19

Cho, James (Department: 2819)

Electronic digital logic circuitry

Significant integrated structure, layout, or layout...

Field-effect transistor

C326S101000, C365S072000

Reexamination Certificate

active

07982504

ABSTRACT:
An interconnection architecture for multilayer circuits includes an array of vias and a CMOS layer configured to selectively access the array of vias according to an address. The interconnection architecture also includes a crossbar stack which includes layers of intersecting wire segments with programmable crosspoint devices interposed between intersecting wire segments. The vias are connected to the wire segments such that each programmable crosspoint device is uniquely addressed and every address within a contiguous address space accesses a programmable crosspoint device.

REFERENCES:
patent: 3318993 (1967-05-01), Beelitz
patent: 3953924 (1976-05-01), Zachry et al.
patent: 4328531 (1982-05-01), Nagashima et al.
patent: 4772864 (1988-09-01), Otto et al.
patent: 4891789 (1990-01-01), Quattrini et al.
patent: 4980034 (1990-12-01), Volfson et al.
patent: 5473120 (1995-12-01), Ito et al.
patent: 5640761 (1997-06-01), DiStefano et al.
patent: 5946219 (1999-08-01), Mason et al.
patent: 5976393 (1999-11-01), Abe
patent: 6256767 (2001-07-01), Kuekes et al.
patent: 6525275 (2003-02-01), Asai
patent: 6574113 (2003-06-01), Armezzani et al.
patent: 6735104 (2004-05-01), Scheuerlein
patent: 6836424 (2004-12-01), Segal et al.
patent: 6870264 (2005-03-01), Iwaki et al.
patent: 6906940 (2005-06-01), Lue
patent: 6963077 (2005-11-01), DeHon et al.
patent: 6965137 (2005-11-01), Kinney et al.
patent: 6992255 (2006-01-01), Oprysko et al.
patent: 7112815 (2006-09-01), Prall
patent: 7122746 (2006-10-01), Higuchi et al.
patent: 7157305 (2007-01-01), Prall
patent: 7221614 (2007-05-01), Saito et al.
patent: 7292498 (2007-11-01), Snider
patent: 7310004 (2007-12-01), DeHon
patent: 7342413 (2008-03-01), Mouttet
patent: 7352067 (2008-04-01), Fukaishi et al.
patent: 7393739 (2008-07-01), Gopalakrishnan et al.
patent: 7521961 (2009-04-01), Anderson
patent: 2005/0063373 (2005-03-01), DeHon et al.
patent: 2005/0167787 (2005-08-01), Fricke et al.
patent: 2006/0240681 (2006-10-01), Williams et al.
patent: 2007/0126474 (2007-06-01), Chang et al.
patent: 2009/0296362 (2009-12-01), Okano
Strukov, Dmitri B., et al.; “Four-dimensional address topology for circuits with stacked multilayer crossbar arrays”; PNAS; www.pnas.org/cgi/doi/10.1073/pnas.0906949106.
Lee. M.-J., et al.; “Stack Friendly All-Oxide 3D RRAM using GalnZnO Peripheral TFT realized over Glass Substrates”; 2008; pp. 85-88; IEEE.
Herrick, Katherine, et al.; “Interconnects for a Multi-Layer Three-Dimensional Silicon Architecture.”
Snider, Gregory S., et al.; “Nano/CMOS architectures using a field-programmable nanowire interconnect”; Nanotechnology; 2007; vol. 18; IOP Publishing Ltd.

Affiliated with

Also associated with

Rating

Interconnection architecture for multilayer circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interconnection architecture for multilayer circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnection architecture for multilayer circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2640765