Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-02-01
2005-02-01
Everhart, Caridad (Department: 2825)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S637000, C438S702000, C257S758000, C257S760000
Reexamination Certificate
active
06849536
ABSTRACT:
Provided are an inter-metal dielectric pattern and a method of forming the same. The pattern includes a lower interconnection disposed on a semiconductor substrate, a lower dielectric layer having a via hole exposing the lower interconnection and covering the semiconductor substrate where the lower interconnection is disposed, and an upper dielectric pattern and a lower capping pattern, which include a trench line exposing the via hole and sequentially stacked on the lower dielectric layer. The lower dielectric layer and the upper dielectric pattern are low k-dielectric layers formed of materials such as SiO2, SiOF, SiOC, and porous dielectric. The method includes forming an inter-metal dielectric layer including a lower dielectric layer and upper dielectric layer, which are sequentially stacked, on a lower interconnection formed on a semiconductor substrate. The inter-metal dielectric layer is patterned to form a via hole, which exposes the upper side of the lower interconnection. Then, an upper capping layer is formed on the entire surface of the semiconductor substrate including the via hole. The upper capping layer and the upper dielectric layer are successively patterned to form a trench line exposing the upper side of the via hole. The upper capping layer is formed of at least one material selected from the group consisting of a silicon oxide layer, a silicon carbide layer, a silicon nitride layer, and a silicon oxynitride layer, by using PECVD.
REFERENCES:
patent: 6528428 (2003-03-01), Chen et al.
patent: 20030139034 (2003-07-01), Yuang
patent: 01-0001960 (2001-01-01), None
Chung Ju-Hyuk
Kim Il-Goo
Kim Jae-Hak
Lee Kyoung-Woo
Lee Soo-Geun
Everhart Caridad
Mills & Onello LLP
LandOfFree
Inter-metal dielectric patterns and method of forming the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inter-metal dielectric patterns and method of forming the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inter-metal dielectric patterns and method of forming the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3477258