Integration of strained Ge into advanced CMOS technology

Active solid-state devices (e.g. – transistors – solid-state diode – Thin active physical layer which is – Heterojunction

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S018000, C257S192000, C257S616000

Reexamination Certificate

active

10876155

ABSTRACT:
A structure and method of fabrication for PFET devices in a compressively strained Ge layer is disclosed. The fabrication method of such devices is compatible with standard CMOS technology and it is fully scalable. The processing includes selective epitaxial depositions of an over 50% Ge content buffer layer, a pure Ge layer, and a SiGe top layer. Fabricated buried channel PMOS devices hosted in the compressively strained Ge layer show superior device characteristics relative to similar Si devices.

REFERENCES:
patent: 5534713 (1996-07-01), Ismail
patent: 5847419 (1998-12-01), Imai
patent: 5906951 (1999-05-01), Chu
patent: 6235567 (2001-05-01), Huang
patent: 6310367 (2001-10-01), Yagishita
patent: 6350993 (2002-02-01), Chu
patent: 6399970 (2002-06-01), Kubo et al.
patent: 6633066 (2003-10-01), Bae
patent: 6649492 (2003-11-01), Chu
patent: 6730551 (2004-05-01), Lee et al.
patent: 7074623 (2006-07-01), Lochtefeld et al.
patent: 2002/0197803 (2002-12-01), Leitz
patent: 2003/0025131 (2003-02-01), Lee
patent: 2003/0030091 (2003-02-01), Bulsara
patent: 2003/0052334 (2003-03-01), Lee et al.
patent: 2004/0005740 (2004-01-01), Lochtefeld et al.
patent: 2004/0178406 (2004-09-01), Chu
Minjoo Lee et al., “Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on SiGe/Si virtual substrate”, Appl. Phys. Lett., pp. 3344-3346, Nov. 12, 2001).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integration of strained Ge into advanced CMOS technology does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integration of strained Ge into advanced CMOS technology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integration of strained Ge into advanced CMOS technology will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3753525

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.