Integration of SAC and salicide processes by combining hard mask

Details Integration of SAC and salicide processes by combining hard mask Integration of SAC and salicide processes by combining hard mask

1998-03-05

2000-01-18

Bowers, Charles

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438258, 438592, 438682, H01L 218242, H01L 213205, H01L 214763

Patent

active

060157305

ABSTRACT:
A process and structure are described wherein logic and memory share the same chip. Contacts to the memory circuits are made using the SAC process, thus ensuring maximum density, while contacts to the logic circuits are made using the SALICIDE process, thus ensuring high performance. The two processes have been integrated within a single chip by first depositing the various layers needed by the gate pedestals in both the logic and the memory areas and then forming the two sets of gate pedestals in separate steps. Gates located in the logic area are formed only from polysilicon while those located in the memory areas also have an overlay of tungsten silicide topped by a hard mask of silicon nitride. With the two sets of gates in place, source/drain regions are formed in the usual way. This includes growing of silicon nitride spacers on the vertical sides of the pedestals. The pedestals in the memory area are much longer than those in the logic area since they extend all the way to the top of the hard masks. The pedestals, on the memory side only, are given a protective coating of oxide (RPO). This allows the SALICIDE process to be selectively applied to only the logic side. Then, while the logic side is protected, the SAC process is applied to the memory side. This process is self-aligning. The long spacers define the contact holes and the hard masks allow oversize openings to be etched without the danger of shorting through to the pedestals.

REFERENCES:
patent: 4997777 (1991-03-01), Boivin
patent: 5013674 (1991-05-01), Bergemont
patent: 5094967 (1992-03-01), Shinada et al.
patent: 5134083 (1992-07-01), Mathews
patent: 5175120 (1992-12-01), Lee
patent: 5397722 (1995-03-01), Bashir et al.
patent: 5472892 (1995-12-01), Gwen et al.
patent: 5538912 (1996-07-01), Kunori et al.
patent: 5573980 (1996-11-01), Yoo
patent: 5668035 (1997-09-01), Fang et al.
patent: 5668065 (1997-09-01), Lin
patent: 5719079 (1998-02-01), Yoo et al.
patent: 5759889 (1998-06-01), Sakao
patent: 5789294 (1998-08-01), Choi
patent: 5858830 (1999-01-01), Yoo et al.
patent: 5858831 (1999-01-01), Sung
patent: 5863820 (1999-01-01), Huang
patent: 5866451 (1999-02-01), Yoo et al.

Affiliated with

Also associated with

Rating

Integration of SAC and salicide processes by combining hard mask does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integration of SAC and salicide processes by combining hard mask, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integration of SAC and salicide processes by combining hard mask will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-562744