Static information storage and retrieval – Read/write circuit – Multiplexing
Patent
1994-11-14
1996-07-16
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Multiplexing
36518905, 36523003, G11C 700
Patent
active
055373526
ABSTRACT:
An integrated semiconductor memory configuration includes a memory region having a plurality of segments. Each of the memory region segments have a plurality of read amplifiers and bit lines. Each two of the bit lines are connected to a respective one of the read amplifiers. A plurality of parallel data lines lead to the memory region. Each of the data lines have an end oriented toward and another end oriented away from a respective one of the memory region segments. Each of a plurality of read/write amplifier switches is disposed at one of the ends of the respective data lines. Each of a plurality of selector switches connects the read/write amplifier switch disposed on the end of a respective one of the data lines oriented toward the memory region segment to a respective one of the read amplifiers of the memory region segment.
REFERENCES:
patent: 4539658 (1985-09-01), Shimohigashi
patent: 4855957 (1989-08-01), Nogami
patent: 4855959 (1989-08-01), Kobayashi
patent: 4891792 (1990-01-01), Hanamura
patent: 5022007 (1991-06-01), Arimoto
patent: 5025421 (1991-06-01), Cho
patent: 5136543 (1992-08-01), Matsuda
patent: 5233558 (1993-08-01), Fujii
patent: 5235547 (1993-08-01), Kobayashi
patent: 5274595 (1993-12-01), Seok
patent: 5311469 (1994-05-01), Hoshi
patent: 5323345 (1994-06-01), Ohsawa
"A 50-.mu. A Standby 1M.times.11 256.mu..times.4 CMOS DRAM with High-Speed Sense Amplifier", Fujii et al, IEEE Journal of Solid State Circuits, Oct. 1986 No. 5, pp. 643-648.
"A 20-ns 256.mu..times.4 Fifo Memory" Hashimoto et al, IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988, pp. 490-499.
"100-MHz Serial Access Architecture for 4-Mb Field Memory" Miyauchi et al, IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 555-558.
"A Triple-Port Field Memory for Digital Video Processing" IEEE Transactions on Consumer Electronics, vol. 37, No. 3, Aug. 1991.
Meyer Willibald
Wirth Norbert
Greenberg Laurence A.
Lerner Herbert L.
Mai Son
Nelms David C.
Siemens Aktiengesellschaft
LandOfFree
Integrated semiconductor memory configuration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated semiconductor memory configuration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated semiconductor memory configuration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1789890