Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1980-03-24
1982-01-26
Hecker, Stuart N.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365205, 365190, G11C 706, G11C 700
Patent
active
043131794
ABSTRACT:
An integrated semiconductor memory having memory cells which have (or are designed to have) inherent asymmetrical access times for the distinguishable memory states thereof. The memory is operated on the basis of the shorter access time. This is accomplished by utilizing an oppositely asymmetrical sense system, preferably in the form of a pre-set sense latch.
For example, in the case of a digital memory with the reading of a "0" state having a shorter access time than the reading of a "1" state, at the beginning of a read operation a sense latch is set to the (slower) "1" state. Thus, only in the case of reading a "0" is the state of the latch changed to the "0" state. Thus, the actual access time is no longer determined by the longer access time, namely, the reading of a "1". The access time is determined by the shorter access time, namely, the reading of a "0".
The concept may also be used if the sense latch has an asymmetric access time. Then it is advantageous to intentionally choose a corresponding asymetrical memory cell design.
REFERENCES:
patent: 3736477 (1973-05-01), Berger et al.
patent: 3765002 (1973-10-01), Basse
patent: 3801965 (1974-04-01), Keller et al.
patent: 3815106 (1974-06-01), Wiedmann
patent: 3983412 (1976-09-01), Roberts et al.
patent: 4122546 (1978-10-01), Basse et al.
patent: 4144587 (1979-03-01), Miyakawa et al.
Sonoda, "FET Stray and Coupling Capacitance Equalization Technique", IBM Tech. Disc. Bul., vol. 17, No. 5, 10/74, p. 1355.
IBM TDB "Circuit Useable As Storage Cell, or Detector-Amplifier Cell" by H. Klepp, vol. 15, No. 5, Oct. 1972, pp. 1720-1721.
Heimeier Helmut H.
Klein Wilfried
Najmann Knut
Wernicke Friedrich C.
DeBruin Wesley
Hecker Stuart N.
International Business Machines - Corporation
LandOfFree
Integrated semiconductor memory and method of operating same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated semiconductor memory and method of operating same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated semiconductor memory and method of operating same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1669217