Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
2000-10-02
2001-10-16
Nguyen, Tan T. (Department: 2818)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S201000
Reexamination Certificate
active
06304499
ABSTRACT:
BACKGROUND OF THE INVENTION
FIELD OF THE INVENTION
The invention lies in the semiconductor technology field. More specifically, the present invention relates to an integrated semiconductor memory having redundant units of memory cells for replacing normal units of memory cells, and to a method for self-repair of the semiconductor memory.
Integrated semiconductor memories, such as those described in German published patent application DE 198 19 254, generally have redundant word lines or redundant bit lines for repairing faulty memory cells. Those word lines or bit lines can replace the addresses of regular lines with defective memory cells. In that case, the integrated memory is tested, for example, using an external test facility or a self-test device, and the redundant elements are then programmed. A redundant circuit then has programmable elements, for example in the form of laser fuses or electrically programmable fuses, which are used to store the address of a line to be replaced. These are programmed, for example, in the course of the production process of the memory by means of a laser beam or a so-called burning or fusing voltage.
A functional test of a semiconductor memory with subsequent repair is normally carried out in a number of steps: in a first test configuration, functional tests are carried out on a semiconductor module which has been removed from its casing (wafer level test), and any defects found are repaired by programming the laser fuses. These tests are normally carried out in complex test systems with a high degree of parallelity for a number of semiconductor modules, in order to keep the test time and test expenses low. In a further test configuration, functional tests are carried out on the semiconductor module in its casing (module test). In contrast to defects which are found in a wafer level test, defects identified there are not repaired by means of laser fuses. The semiconductor module in its housing can be repaired in the appropriate test arrangement by programming electrical fuses, since these can also be programmed after the semiconductor module has been fitted into a casing, via electrical contacts.
One of the tests which until now have been carried out at wafer level is a so-called retention test. There, memory cells in a semiconductor memory are tested for the memory-retention time of the memory cell contents. Particularly in the case of dynamic semiconductor memories and in operating periods during which no access is being made to the memory cells, a so-called self-refresh mode is required in order to refresh the memory cell contents, which may be volatile (for example due to leakage currents), and thus to maintain them in the long term. The maximum achievable memory-retention time for the memory cell contents of a memory cell is the governing factor when determining the time period which is required between two self-refresh cycles. In the interest of a current drawer which is as low as possible, one aim is in this case to keep the time period between two self-refresh cycles as long as possible.
When carrying out a retention test, the memory-retention time is normally increased in discrete steps, for example from 256 ms to 384 ms and 512 ms. Depending on the test result, the tested semiconductor memories are sorted into different quality groups. The number of memory cells to be replaced is in practice highly dependent on the tested memory-retention time, with the number of faulty memory cells normally rising exponentially with the memory-retention time. The aim of a semiconductor memory module having a memory-retention time which is as long as possible contrasts with having a limited number of redundant units of memory cells. This means that the number of faulty memory modules rises if the required memory-retention time is long.
Since a large number of memory modules are tested in parallel, the testing time is relatively long in comparison with the number of fault-free memory modules. Thus, for example as a test phase progresses, a retention test with an increased memory-retention time is carried out for all the memory modules to be tested in parallel although, even at this stage, some of the memory modules do not satisfy the requirements of a previous retention test. The tests are normally carried out up to a defined memory-retention time, in order to prevent the test time from becoming excessively long. This leads to the outcome that certain memory modules, whose quality with regard to the memory-retention time is potentially higher, are not identified.
In the above-mentioned German document DE 198 19 254 A1, it is proposed that a faulty chip identification circuit unit be provided in order to reduce the overall testing time of a chip having a DRAM unit and a logic unit, by means of which faulty chip identification circuit unit a tester of the logic unit can identify, in particular, whether the DRAM unit is faulty, so that it is possible to save a complex and useless investigation of the logic units of chips with faulty DRAM units. To this end, at the time when the DRAM unit is tested, which takes place before the logic unit is tested, when the decision is made that the DRAM unit cannot be made to conform even by using a redundant circuit, the fault data are written to the faulty chip identification circuit unit. These data are then identified by the tester of the logic unit.
SUMMARY OF THE INVENTION
The object of the invention is to provide a circuit configuration for an integrated dynamic semiconductor memory having redundant memory cell units for replacement of normal memory cell units, which overcomes the above-noted deficiencies and disadvantages of the prior art devices and methods of this kind, and which allows the semiconductor memory to achieve as high a quality as possible with regard to the memory-retention time of its memory cell contents, with a comparatively low test and repair effort. A further object is to specify a method for self-repair of such a semiconductor memory which allows the memory cell contents of the semiconductor memory to have as long a memory-retention time as possible yet the test and repair time is kept comparatively short.
With the above and other objects in view there is provided, in accordance with the invention, an integrated dynamic semiconductor memory, comprising:
a plurality of first memory cells combined to form individually addressable normal units;
a plurality of second memory cells combined to form individually addressable redundant units for replacing respective ones of the normal units;
memory units each associated with redundant units for storing in each case one address of a normal unit to be replaced;
a self-test unit,
connected to the first memory cells for performing a functional test of the first memory cells at a defined memory-retention time for the contents of the memory cell, and for carrying out an analysis as to which of the normal units are to be replaced by which of the redundant units;
connected to the memory units for programming the memory units in accordance with a result of the analysis;
configured to increase the memory-retention time following a programming of the memory units; and
configured to repeat the functional test, the analysis, and the programming of the memory units until all the memory units are programmed.
In other words, the integrated dynamic semiconductor memory has memory cells which are combined to form individually addressable normal units, and memory cells which are combined to form individually addressable redundant units for replacing in each case one of the normal units. Furthermore, the semiconductor memory has memory units which are in each case associated with redundant units for storing in each case one address of a normal unit to be replaced. A functional test of the memory cells with a defined memory-retention time for the memory cell contents is carried out by means of a self-test unit. An analysis is then carried out as to which of the normal units are to be replaced by which of the redundant units. The memory units are programmed by the
Greenberg Laurence A.
Infineon - Technologies AG
Lerner Herbert L.
Nguyen Tan T.
Stemer Werner H.
LandOfFree
Integrated dynamic semiconductor memory having redundant... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated dynamic semiconductor memory having redundant..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated dynamic semiconductor memory having redundant... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2576996