Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1983-02-28
1984-07-17
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365207, G11C 1300
Patent
active
044609833
ABSTRACT:
An integrated read-write memory matrix on a semiconductor chip with related comparators and significant address and clocking means for improved operation.
REFERENCES:
"1977 IEEE International Solid-State Circuits Conference", pp. 12 and 13, by Paul R. Schroeder & Robert J. Proebsting, Feb. 16, 1977.
Fears Terrell W.
Greenberg Laurence A.
Lerner Herbert L.
Siemens Aktiengesellschaft
LandOfFree
Integrated dynamic read-write memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated dynamic read-write memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated dynamic read-write memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1494838