Static information storage and retrieval – Read/write circuit
Patent
1997-08-27
1999-01-05
Dinh, Son T.
Static information storage and retrieval
Read/write circuit
36518902, 36523003, 36523004, G11C 1604
Patent
active
058569472
ABSTRACT:
An integrated circuit includes a controller and a memory to implement a graphics controller. The controller and memory are controlled by a common clock signal to operate synchronously with each other. The memory is organized in a plurality of storage arrays, organized in two banks. A set of bit-line sense amplifiers is provided for each bank. A pair of row decoders decode a row address to select a row of data from each bank. The selected row of data is received by a pair of bit-line sense amplifiers. A column decoder selects a column of data from the pair of bit-line sense amplifiers. A pair of multiplexers select one-half of the selected column in response to a HI/LO signal and then select the remaining half of the selected data in response to a change in value of the HI/LO signal. Main or data sense amplifiers amplify the output of the multiplexers to provide data outputs in the form of full swing signals.
REFERENCES:
patent: 4899312 (1990-02-01), Sato
patent: 4941129 (1990-07-01), Oshima et al.
patent: 5493535 (1996-02-01), Cho
patent: 5568427 (1996-10-01), Takemae
patent: 5570320 (1996-10-01), Runas
patent: 5600605 (1997-02-01), Schaefer
patent: 5619473 (1997-04-01), Hotta
patent: 5627791 (1997-05-01), Wright et al.
Dinh Son T.
Nguyen Tuan T.
S3 Incorporated
LandOfFree
Integrated DRAM with high speed interleaving does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated DRAM with high speed interleaving, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated DRAM with high speed interleaving will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-867043