Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-06-15
2009-12-29
Coleman, W. David (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257SE21696, C257SE27015
Reexamination Certificate
active
07638386
ABSTRACT:
A method is provided for forming bipolar (103) and MOS (105) semiconductor devices in a common substrate (46), comprising, forming a combination comprising an MOS device (105) in a first region (44) of the substrate (46) and a portion (50) of a collector region (82, 64, 62, 50) of the bipolar device (103) in a second portion (42) of the substrate (46), covering the MOS device (105) with differentially etchable dielectric layers (56, 58) and the combination with an etch-stop layer (68), completing formation of the bipolar device (103) without completely removing the etch-stop layer (68) from the MOS device (105), anisotropically etching the differentially etchable layers (56, 58) to form a gate sidewall (56′, 58′) of the MOS device (105), and applying contact electrodes (98) to the MOS (105) and bipolar (103) devices. One or more dielectric isolation regions (47, 49) are desirably provided as a part of the combination for laterally isolating the MOS (105) and bipolar (103) devices and separating the collector (983, 50) and base (982, 70′) contacts of the bipolar device (103).
REFERENCES:
patent: 5296391 (1994-03-01), Sato
patent: 5432104 (1995-07-01), Sato
patent: 5759883 (1998-06-01), Kinoshita
patent: 6482710 (2002-11-01), Oda
patent: 6492238 (2002-12-01), Ahlgren
patent: 6635545 (2003-10-01), Bock et al.
patent: 2004/0209418 (2004-10-01), Knoll
patent: 2005/0006724 (2005-01-01), Ehwald
John Jay P.
Kirchgessner James A.
Menner Matthew W.
Coleman W. David
Freescale Semiconductor Inc.
Ingrassia Fisher & Lorenz PC
McCall-Shepard Sonya D
LandOfFree
Integrated CMOS and bipolar devices method and structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated CMOS and bipolar devices method and structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated CMOS and bipolar devices method and structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4121316