Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2005-05-24
2009-08-04
Cao, Chun (Department: 2115)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C375S376000
Reexamination Certificate
active
07571337
ABSTRACT:
A data output circuit includes a plurality of clocked data output buffers, each of which drives a data output thereof responsive to a clock signal and an adjustable multiphase clock signal generator that generates a plurality of clock signals of different phases and that is operative to shift the plurality of clock signals relative to a reference clock signal responsive to a first control signal. The data output circuit further includes a clock signal selector that selectively applies the plurality of clock signals to the data output buffers responsive to a second control signal. The adjustable multiphase clock signal generator may include, for example, a control loop, such as a phase locked loop or a delay locked loop, which selectively feeds back one of the plurality of clock signals responsive to the first control signal. The clock signal selector may include a plurality of clock signal selectors, respective ones of which receive the plurality of clock signals and selectively apply the plurality of clock signals to respective ones of the data output buffers responsive to the second control signal.
REFERENCES:
patent: 5802356 (1998-09-01), Gaskins et al.
patent: 6259295 (2001-07-01), Kriz et al.
patent: 6598132 (2003-07-01), Tran et al.
patent: 6662304 (2003-12-01), Keeth et al.
patent: 6687781 (2004-02-01), Wynne et al.
patent: 7069458 (2006-06-01), Sardi et al.
patent: 7161961 (2007-01-01), Barker et al.
patent: 7190755 (2007-03-01), Sung et al.
patent: 2002/0093994 (2002-07-01), Hendrickson et al.
patent: 2002/0163922 (2002-11-01), Dooley et al.
patent: 2003/0016686 (2003-01-01), Wynne et al.
patent: 2003/0053470 (2003-03-01), Divivier
Zhai Shubing
Zhang Xiaoqian
Cao Chun
Integrated Device Technology Inc.
Myers Bigel Sibley & Sajovec P.A.
Wang Albert
LandOfFree
Integrated circuits and methods with transmit-side data bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuits and methods with transmit-side data bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuits and methods with transmit-side data bus... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4135656