Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having junction gate
Reexamination Certificate
2006-06-27
2006-06-27
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having junction gate
C438S217000, C438S282000, C438S786000
Reexamination Certificate
active
07067362
ABSTRACT:
A method for manufacturing an integrated circuit structure includes providing a semiconductor substrate and forming at least one oxide-nitride-oxide dielectric layer above the semiconductor substrate. At least one implantation is formed into at least one area of the semiconductor substrate beneath the oxide-nitride-oxide dielectric layer subsequent to the formation of the oxide-nitride-oxide dielectric layer.
REFERENCES:
patent: 5930627 (1999-07-01), Zhou et al.
patent: 6548861 (2003-04-01), Palm et al.
patent: 6586296 (2003-07-01), Watt
patent: 6713334 (2004-03-01), Nandakumar et al.
patent: 2003/0232472 (2003-12-01), Wu
Lai Tommy
Li Weining
Yelehanka Pradeep Ramachandramurthy
Zheng Jia Zhen
Chartered Semiconductor Manufacturing Ltd.
Fourson George
Ishimaru Mikio
Toledo Fernando L.
LandOfFree
Integrated circuit with protected implantation profiles and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit with protected implantation profiles and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit with protected implantation profiles and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3626179