Electronic digital logic circuitry – Multifunctional or programmable – Significant integrated structure – layout – or layout...
Reexamination Certificate
2006-06-27
2006-06-27
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Significant integrated structure, layout, or layout...
C326S101000, C257S685000, C257S686000
Reexamination Certificate
active
07068072
ABSTRACT:
A general purpose interface tile of a first integrated circuit includes a plurality of micropads. A second integrated circuit may be stacked on the first integrated circuit such that signals from the second integrated circuit are communicated through the micropads and the interface tile to other circuitry on the first integrated circuit. Similarly, signals from the first integrated circuit are communicated through the interface tile and the micropads to the second integrated circuit. In the event that the first integrated circuit is a programmable logic device having a programmable interconnect structure, the interface tile is part of and hooks into the programmable interconnect structure and provides a general purpose mechanism for coupling signals from the second integrated circuit to the programmable interconnect structure and/or for coupling signals from the programmable interconnect structure to the second integrated circuit.
REFERENCES:
patent: 5162260 (1992-11-01), Leibovitz et al.
patent: 5270261 (1993-12-01), Bertin et al.
patent: 5323060 (1994-06-01), Fogal et al.
patent: 5327327 (1994-07-01), Frew et al.
patent: 5380681 (1995-01-01), Hsu
patent: 5481133 (1996-01-01), Hsu
patent: 5502333 (1996-03-01), Bertin et al.
patent: 5521122 (1996-05-01), Kuramochi
patent: 5552633 (1996-09-01), Sharma
patent: 5561622 (1996-10-01), Bertin et al.
patent: 5568574 (1996-10-01), Tanguay, Jr. et al.
patent: 5629563 (1997-05-01), Takiar et al.
patent: 5633530 (1997-05-01), Hsu
patent: 5652811 (1997-07-01), Cook et al.
patent: 5682107 (1997-10-01), Tavana et al.
patent: 5715197 (1998-02-01), Nance et al.
patent: 5804004 (1998-09-01), Tuckerman et al.
patent: 5880598 (1999-03-01), Duong
patent: 5905639 (1999-05-01), Warren
patent: 5914616 (1999-06-01), Young et al.
patent: 5990501 (1999-11-01), Hiyoshi et al.
patent: 6099583 (2000-08-01), Nag
patent: 6114221 (2000-09-01), Tonti et al.
patent: 6191613 (2001-02-01), Schultz et al.
patent: 6255736 (2001-07-01), Kaneko
patent: 6271059 (2001-08-01), Bertin et al.
patent: 6337579 (2002-01-01), Mochida
patent: 6368930 (2002-04-01), Enquist
patent: 6396302 (2002-05-01), New et al.
patent: 6410431 (2002-06-01), Bertin et al.
patent: 6444560 (2002-09-01), Pogge et al.
patent: 6501663 (2002-12-01), Pan
patent: 6580164 (2003-06-01), Ohie
patent: 6849951 (2005-02-01), Trimberger et al.
patent: 6917219 (2005-07-01), New
patent: 2001/0030555 (2001-10-01), Witting et al.
patent: 2002/0008309 (2002-01-01), Akiyama
patent: 2002/0064906 (2002-05-01), Enquist
Alex Romanelli, “Intel Stacks Flash Deck in its Favor,” Electronic News, Apr. 10, 2003, available from Reed Electronics Group @ http://www.e-insite.net/electronicnews/index.asp?layout=article&articleid=CA291318.
Kaustav Banerjee, Shukri J. Souri, Pawan Kapur and Krishna C. Saraswat, “3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration,” IEEE, May 2001, pp. 602-633, vol. 89., No. 5, available from Center for Integrated Systems, Stanford University, Stanford, CA., 94305.
Virtex-II Pro Platform FPGA's Functional Description, Advanced Product Specification, DS083-2, Sep. 27, 2002, pp. 27-71, (v2.2), available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Conn Robert O.
New Bernard J.
Young Edel M.
Young Steven P.
Liu Justin
Tan Vibol
Wallace T. Lester
Xilinx , Inc.
Young Edel M.
LandOfFree
Integrated circuit with interface tile for coupling to a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit with interface tile for coupling to a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit with interface tile for coupling to a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3642493