Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent
1994-03-31
1995-11-28
Westin, Edward P.
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
36523008, 3652335, 326101, 327297, H03K 1900, H01L 2500
Patent
active
054711576
ABSTRACT:
Circuitry for producing a transition detection signal of adequate and optimized duration is disclosed. A transition detection circuit is associated with each of the input terminals from which transitions are to initiate an operating cycle, such as precharge and equilibration in a memory access cycle. Each transition detection circuit produces, responsive to a logic transition at its associated terminal, a transition detection pulse. Those transition detection circuits which produce only brief transition detection pulses are coupled to a centralized summing circuit. The summing circuit generates the transition detection circuit from the logical combination of the transition detection circuits, and includes a delay circuit to lengthen the brief incoming transition detection pulse to the desired duration. In this way, a single placement of the summing circuit can be used to optimize the transition detection pulse duration for initiation of the operating cycle of the integrated circuit.
REFERENCES:
patent: 4592028 (1986-05-01), Konishi
patent: 4633102 (1986-12-01), Childers
patent: 4636991 (1987-01-01), Flannagan et al.
patent: 4893282 (1990-01-01), Wada et al.
patent: 4922122 (1990-05-01), Dubujet
patent: 4922461 (1990-05-01), Hayakawa et al.
patent: 5003513 (1991-03-01), Porter et al.
patent: 5073872 (1991-12-01), Masuda et al.
patent: 5124584 (1992-06-01), McClure
patent: 5264737 (1993-11-01), Oikawa
patent: 5305283 (1994-04-01), Shimokura et al.
patent: 5305284 (1994-04-01), Iwase
patent: 5335207 (1994-08-01), Takamoto
patent: 5374894 (1994-12-01), Fong
Okuyama et al., . "A 7.5-ns 32K.times.8 CMOS SRAM," IEEE J. Solid State Circuits, vol. 23, No. 5 (Oct. 1988), pp. 1054-1059.
Kohno et al., "A 14-ns 1-Mbit CMOS SRAM with Variable Bit Organization," IEEE J. Solid State Circuits, vol. 23, No. 5 (Oct. 1988), pp. 1060-1066.
Williams et al., "An Experimental 1-Mbit CMOS SRAM with Configurable Organization and Operation," IEEE J. Solid State Circuits, vol. 23, No. 5 (Oct. 1988), pp. 1085-1094.
Anderson Rodney M.
Jorgenson Lisa K.
Robinson Richard K.
Roseen Richard
SGS-Thomson Microelectronics Inc.
LandOfFree
Integrated circuit with centralized control of edge transition d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit with centralized control of edge transition d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit with centralized control of edge transition d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2015916